OV - exec - Function void miniqmcreference::MultiBsplineEvalRef::evaluate_v<double>(qmcplusplus::bspline_traits<double, 3u>::SplineType const*, double, double, double, double*, unsigned long)

	Function: void miniqmcreference::MultiBsplineEvalRef::evaluate_v<double>(qmcplusplus::bspline_traits ...	Module: exec	Source: MultiBsplineRef.hpp:41-73 [...]	Coverage (incl. loops): 23.34% \| (excl. loops): 0.00%

/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/Spline2/MultiBsplineRef.hpp: 41 - 73

--------------------------------------------------------------------------------

41: {

42:   x -= spline_m->x_grid.start;

43:   y -= spline_m->y_grid.start;

44:   z -= spline_m->z_grid.start;

45:   T tx, ty, tz;

46:   int ix, iy, iz;

47:   spline2::getSplineBound(x * spline_m->x_grid.delta_inv, tx, ix, spline_m->x_grid.num - 1);

48:   spline2::getSplineBound(y * spline_m->y_grid.delta_inv, ty, iy, spline_m->y_grid.num - 1);

49:   spline2::getSplineBound(z * spline_m->z_grid.delta_inv, tz, iz, spline_m->z_grid.num - 1);

[...]

63:   for (size_t i = 0; i < 4; i++)

64:     for (size_t j = 0; j < 4; j++)

65:     {

66:       const T pre00           = a[i] * b[j];

67:       const T* restrict coefs = spline_m->coefs + (ix + i) * xs + (iy + j) * ys + iz * zs;

68:       for (size_t n = 0; n < num_splines; n++)

69:         vals[n] += pre00 *

70:             (c[0] * coefs[n] + c[1] * coefs[n + zs] + c[2] * coefs[n + 2 * zs] +

71:              c[3] * coefs[n + 3 * zs]);

72:     }

73: }

/opt/arm/gcc-14.2.0_AmazonLinux-2023/lib/gcc/aarch64-linux-gnu/14.2.0/../../../../include/c++/14.2.0/bits/stl_algobase.h: 951 - 952

--------------------------------------------------------------------------------

951:       for (; __first != __last; ++__first)

952: 	*__first = __tmp;

/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/Spline2/MultiBsplineEvalHelper.hpp: 53 - 63

--------------------------------------------------------------------------------

53:   if (x < 0)

[...]

60:     ind = static_cast<int>(x);

61:     dx = x - ind;

62:     // upper bound

63:     if (ind > nmax)

/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/Spline2/MultiBsplineData.hpp: 54 - 57

--------------------------------------------------------------------------------

54:     a[0] = ((A00 * tx + A01) * tx + A02) * tx + A03;

55:     a[1] = ((A10 * tx + A11) * tx + A12) * tx + A13;

56:     a[2] = ((A20 * tx + A21) * tx + A22) * tx + A23;

57:     a[3] = ((A30 * tx + A31) * tx + A32) * tx + A33;

0x430080 SUB	SP, SP, #304

0x430084 STP	D15, D14, [SP, #144]

0x430088 STP	D13, D12, [SP, #160]

0x43008c STP	D11, D10, [SP, #176]

0x430090 STP	D9, D8, [SP, #192]

0x430094 STP	X29, X30, [SP, #208]

0x430098 STP	X28, X27, [SP, #224]

0x43009c STP	X26, X25, [SP, #240]

0x4300a0 STP	X24, X23, [SP, #256]

0x4300a4 STP	X22, X21, [SP, #272]

0x4300a8 STP	X20, X19, [SP, #288]

0x4300ac ADD	X29, SP, #208

0x4300b0 LDR	D3, [X0, #40]

0x4300b4 LDR	D4, [X0, #120]

0x4300b8 ORR	X19, XZR, X2

0x4300bc STR	X1, [SP, #80]

0x4300c0 FSUB	D0, D0, S3

0x4300c4 LDP	D5, D3, [X0, #72]

0x4300c8 FSUB	D3, D1, S3

0x4300cc FMUL	D1, D5, D0

0x4300d0 MOVI	D0, #0

0x4300d4 FCMP	D1, #0

0x4300d8 B.GE	43016c

0x4300dc STR	XZR, [SP, #56]

0x4300e0 MOVI	D1, #0

0x4300e4 FSUB	D2, D2, S4

0x4300e8 LDR	D4, [X0, #112]

0x4300ec FMUL	D3, D4, D3

0x4300f0 FCMP	D3, #0

0x4300f4 B.LT	4301b4

0x4300f8 LDR	W8, [X0, #96]

0x4300fc FCVTZS	W10, D3

0x430100 FRINTZ	D0, D3

0x430104 FSUB	D0, D3, S0

0x430108 SUB	W9, W8, #1

0x43010c CMP	W8, W10

0x430110 CSEL	W8, W10, W9, #12

0x430114 MOVN	X9, #1

0x430118 MOVK	X9, #16367

0x43011c SBFM	X24, X8, #0, #31

0x430120 FMOV	D3, X9

0x430124 FCSEL	D0, D0, D3, #12

0x430128 LDR	D3, [X0, #152]

0x43012c FMUL	D2, D3, D2

0x430130 FCMP	D2, #0

0x430134 B.LT	4301c8

0x430138 LDR	W8, [X0, #136]

0x43013c FCVTZS	W10, D2

0x430140 FRINTZ	D3, D2

0x430144 FSUB	D2, D2, S3

0x430148 SUB	W9, W8, #1

0x43014c CMP	W8, W10

0x430150 CSEL	W8, W10, W9, #12

0x430154 MOVN	X9, #1

0x430158 MOVK	X9, #16367

0x43015c SBFM	X25, X8, #0, #31

0x430160 FMOV	D3, X9

0x430164 FCSEL	D2, D2, D3, #12

0x430168 B	4301d0

0x43016c LDR	W8, [X0, #56]

0x430170 FCVTZS	W10, D1

0x430174 FRINTZ	D5, D1

0x430178 FSUB	D1, D1, S5

0x43017c SUB	W9, W8, #1

0x430180 CMP	W8, W10

0x430184 CSEL	W8, W10, W9, #12

0x430188 MOVN	X9, #1

0x43018c MOVK	X9, #16367

0x430190 SBFM	X8, X8, #0, #31

0x430194 FMOV	D5, X9

0x430198 STR	X8, [SP, #56]

0x43019c FCSEL	D1, D1, D5, #12

0x4301a0 FSUB	D2, D2, S4

0x4301a4 LDR	D4, [X0, #112]

0x4301a8 FMUL	D3, D4, D3

0x4301ac FCMP	D3, #0

0x4301b0 B.GE	4300f8

0x4301b4 ORR	X24, XZR, XZR

0x4301b8 LDR	D3, [X0, #152]

0x4301bc FMUL	D2, D3, D2

0x4301c0 FCMP	D2, #0

0x4301c4 B.GE	430138

0x4301c8 ORR	X25, XZR, XZR

0x4301cc MOVI	D2, #0

0x4301d0 ORR	X8, XZR, #3840

0x4301d4 FMOV	D4, #0.5000000

0x4301d8 FMOV	V16.2D, #0.5000000

0x4301dc FMUL	D7, D1, D1

0x4301e0 MOVK	X8, #16325

0x4301e4 FMOV	D3, X8

0x4301e8 ADRP	X8, 4ae1e8

0x4301ec LDR	Q17, [X8, #1456]

0x4301f0 ADRP	X8, 4ae1f0

0x4301f4 LDR	Q18, [X8, #1472]

0x4301f8 FMUL	D5, D1, D3

0x4301fc FSUB	D6, D4, S5

0x430200 FMUL	D5, D5, D7

0x430204 MOV	V16.D[0], V6.D[0]

0x430208 DUP	V6.2D, V1.D[0]

0x43020c FMUL	V16.2D, V16.2D, V1.D[0]

0x430210 MOV	V6.D[1], V7.D[0]

0x430214 FADD	V17.2D, V16.2D, V17.2D

0x430218 FMLA	V18.2D, V17.2D, V6.2D

0x43021c MOV	D6, V16.D[1]

0x430220 FSUB	D6, D4, S6

0x430224 FMADD	D6, D6, D1, D4

0x430228 STR	Q18, [SP, #96]

0x43022c FMADD	D1, D6, D1, D3

0x430230 STP	D1, D5, [SP, #112]

0x430234 CBZ	X19, 4308dc

0x430238 FMUL	D1, D0, D3

0x43023c FMOV	D6, #-0.5000000

0x430240 FMUL	D7, D0, D0

0x430244 ORR	X8, XZR, #3840

0x430248 LDR	X23, [SP, #80]

0x43024c LDP	X20, X22, [X0, #24]

0x430250 LDR	X26, [X0, #16]

0x430254 UBFM	X2, X19, #61, #60

0x430258 ORR	X21, XZR, X0

0x43025c ORR	W1, WZR, WZR

0x430260 MOVK	X8, #16357

0x430264 FMOV	D17, X8

0x430268 FSUB	D5, D4, S1

0x43026c FMUL	D11, D1, D7

0x430270 ORR	X0, XZR, X23

0x430274 FMADD	D5, D5, D0, D6

0x430278 FMADD	D8, D5, D0, D3

0x43027c FMUL	D5, D0, D4

0x430280 FNMSUB	D16, D5, D7, D7

0x430284 FSUB	D5, D4, S5

0x430288 FMADD	D5, D5, D0, D4

0x43028c FADD	D9, D16, D17

0x430290 FMADD	D10, D5, D0, D3

0x430294 FMUL	D0, D2, D3

0x430298 FMUL	D5, D2, D2

0x43029c FSUB	D1, D4, S0

0x4302a0 FMUL	D15, D0, D5

0x4302a4 FMADD	D1, D1, D2, D6

0x4302a8 FMADD	D12, D1, D2, D3

0x4302ac FMUL	D1, D2, D4

0x4302b0 FNMSUB	D6, D1, D5, D5

0x4302b4 FSUB	D1, D4, S1

0x4302b8 FMADD	D1, D1, D2, D4

0x4302bc FADD	D13, D6, D17

0x4302c0 FMADD	D14, D1, D2, D3

0x4302c4 BL	4049f0

0x4302c8 AND	X12, X19, #8062

0x4302cc LDR	X0, [X21, #8]

0x4302d0 MADD	X4, X24, X20, XZR

0x4302d4 MADD	X10, X22, X25, XZR

0x4302d8 ADD	X11, X22, X22,LSL #1

0x4302dc ADD	X13, X24, #2

0x4302e0 ADD	X15, X24, #3

0x4302e4 ADD	X14, X23, #16

0x4302e8 STR	X26, [SP, #48]

0x4302ec ORR	X8, XZR, XZR

0x4302f0 STR	X12, [SP, #88]

0x4302f4 LDR	X12, [SP, #56]

0x4302f8 UBFM	X17, X25, #61, #60

0x4302fc MADD	X23, X13, X20, XZR

0x430300 STR	X14, [SP, #64]

0x430304 UBFM	X14, X11, #61, #60

0x430308 MADD	X27, X15, X20, XZR

0x43030c ADD	X11, X17, #24

0x430310 ADD	X13, X17, #16

0x430314 ADD	X15, X17, #8

0x430318 UBFM	X9, X22, #60, #59

0x43031c UBFM	X18, X4, #61, #60

0x430320 UBFM	X17, X10, #61, #60

0x430324 MADD	X15, X22, X15, XZR

0x430328 ADD	X6, X20, X4

0x43032c STR	X6, [SP, #8]

0x430330 ADD	X18, X18, X10,LSL #3

0x430334 MADD	X11, X22, X11, XZR

0x430338 MADD	X13, X22, X13, XZR

0x43033c ADD	X10, X0, X10,LSL #3

0x430340 ADD	X11, X0, X11

0x430344 ADD	X13, X0, X13

0x430348 MADD	X16, X12, X26, XZR

0x43034c STP	X4, X10, [SP, #32]

0x430350 UBFM	X12, X26, #61, #60

0x430354 ADD	X10, X18, X16,LSL #3

0x430358 UBFM	X21, X16, #61, #60

0x43035c ADD	X18, X0, X15

0x430360 ADD	X20, X0, X10

0x430364 ADD	X10, X17, X16,LSL #3

0x430368 ADD	X3, X21, X4,LSL #3

0x43036c ORR	X16, XZR, X27

0x430370 ADD	X15, X10, X4,LSL #3

0x430374 ADD	X1, X11, X3

0x430378 ADD	X2, X13, X3

0x43037c ADD	X3, X18, X3

0x430380 STP	X27, X23, [SP, #16]

0x430384 ADD	X4, X0, X15

0x430388 ADD	X15, X10, X6,LSL #3

0x43038c ADD	X5, X0, X15

0x430390 ADD	X15, X21, X6,LSL #3

0x430394 ADD	X6, X11, X15

0x430398 ADD	X7, X13, X15

0x43039c ADD	X24, X18, X15

0x4303a0 ADD	X15, X10, X23,LSL #3

0x4303a4 ADD	X10, X10, X27,LSL #3

0x4303a8 ADD	X25, X0, X15

0x4303ac ADD	X15, X21, X23,LSL #3

0x4303b0 ADD	X27, X0, X10

0x4303b4 ADD	X10, X21, X16,LSL #3

0x4303b8 ADD	X26, X11, X15

0x4303bc ADD	X28, X13, X15

0x4303c0 ADD	X30, X18, X15

0x4303c4 ADD	X15, X11, X10

0x4303c8 ADD	X16, X13, X10

0x4303cc ADD	X17, X18, X10

0x4303d0 B	430430

0x4303d4 HINT	#0

0x4303d8 HINT	#0

0x4303dc HINT	#0

  (872) 0x4303e0 ADD	X8, X8, #1

  (872) 0x4303e4 ADD	X20, X20, X12

  (872) 0x4303e8 ADD	X1, X1, X12

  (872) 0x4303ec ADD	X2, X2, X12

  (872) 0x4303f0 ADD	X3, X3, X12

  (872) 0x4303f4 ADD	X4, X4, X12

  (872) 0x4303f8 ADD	X5, X5, X12

  (872) 0x4303fc ADD	X6, X6, X12

  (872) 0x430400 ADD	X7, X7, X12

  (872) 0x430404 ADD	X24, X24, X12

  (872) 0x430408 ADD	X25, X25, X12

  (872) 0x43040c ADD	X26, X26, X12

  (872) 0x430410 ADD	X28, X28, X12

  (872) 0x430414 ADD	X30, X30, X12

  (872) 0x430418 ADD	X27, X27, X12

  (872) 0x43041c ADD	X15, X15, X12

  (872) 0x430420 ADD	X16, X16, X12

  (872) 0x430424 ADD	X17, X17, X12

  (872) 0x430428 CMP	X8, #4

  (872) 0x43042c B.EQ	4308dc

  (872) 0x430430 ADD	X10, SP, #96

  (872) 0x430434 LDR	D0, [X10, X8,LSL #3]

  (872) 0x430438 LDP	X11, X10, [SP, #48]

  (872) 0x43043c ADD	X10, X8, X10

  (872) 0x430440 MADD	X10, X10, X11, XZR

  (872) 0x430444 LDR	X11, [SP, #40]

  (872) 0x430448 FMUL	D4, D8, D0

  (872) 0x43044c FMUL	D1, D15, D4

  (872) 0x430450 FMUL	D2, D14, D4

  (872) 0x430454 FMUL	D3, D12, D4

  (872) 0x430458 FMUL	D4, D13, D4

  (872) 0x43045c ADD	X11, X11, X10,LSL #3

  (872) 0x430460 STR	X11, [SP, #72]

  (872) 0x430464 CMP	X19, #4

  (872) 0x430468 B.CS	430480

  (872) 0x43046c ORR	X18, XZR, XZR

  (872) 0x430470 B	430518

0x430474 HINT	#0

0x430478 HINT	#0

0x43047c HINT	#0

  (872) 0x430480 LDR	X10, [SP, #32]

  (872) 0x430484 LDR	X13, [SP, #64]

  (872) 0x430488 ORR	X21, XZR, XZR

  (872) 0x43048c ORR	X0, XZR, X20

  (872) 0x430490 ADD	X23, X11, X10,LSL #3

  (872) 0x430494 LDR	X11, [SP, #88]

  (872) 0x430498 HINT	#0

  (872) 0x43049c HINT	#0

    (867) 0x4304a0 ADD	X10, X23, X21,LSL #3

    (867) 0x4304a4 LDR	Q5, [X0], #32

    (867) 0x4304a8 ADD	X21, X21, #4

    (867) 0x4304ac SUBS	X11, X11, #4

    (867) 0x4304b0 ADD	X18, X10, X22,LSL #3

    (867) 0x4304b4 LDR	Q6, [X10, #16]

    (867) 0x4304b8 LDP	Q7, Q16, [X18]

    (867) 0x4304bc ADD	X18, X10, X9

    (867) 0x4304c0 FMUL	V5.2D, V5.2D, V3.D[0]

    (867) 0x4304c4 FMUL	V6.2D, V6.2D, V3.D[0]

    (867) 0x4304c8 FMLA	V5.2D, V7.2D, V4.D[0]

    (867) 0x4304cc FMLA	V6.2D, V16.2D, V4.D[0]

    (867) 0x4304d0 LDR	Q7, [X10, X22,LSL #4]

    (867) 0x4304d4 LDR	Q16, [X18, #16]

    (867) 0x4304d8 ADD	X10, X10, X14

    (867) 0x4304dc FMLA	V6.2D, V16.2D, V2.D[0]

    (867) 0x4304e0 FMLA	V5.2D, V7.2D, V2.D[0]

    (867) 0x4304e4 LDP	Q7, Q16, [X10]

    (867) 0x4304e8 FMLA	V6.2D, V16.2D, V1.D[0]

    (867) 0x4304ec FMLA	V5.2D, V7.2D, V1.D[0]

    (867) 0x4304f0 LDP	Q7, Q16, [X13, #2032]

    (867) 0x4304f4 FADD	V6.2D, V6.2D, V16.2D

    (867) 0x4304f8 FADD	V5.2D, V5.2D, V7.2D

    (867) 0x4304fc STP	Q5, Q6, [X13, #2032]

    (867) 0x430500 ADD	X13, X13, #32

    (867) 0x430504 B.NE	4304a0

  (872) 0x430508 LDR	X10, [SP, #88]

  (872) 0x43050c ORR	X18, XZR, X10

  (872) 0x430510 CMP	X10, X19

  (872) 0x430514 B.EQ	430578

  (872) 0x430518 LDR	X10, [SP, #80]

  (872) 0x43051c SUB	X13, X19, X18

  (872) 0x430520 ADD	X21, X1, X18,LSL #3

  (872) 0x430524 ADD	X23, X2, X18,LSL #3

  (872) 0x430528 ORR	X11, XZR, XZR

  (872) 0x43052c ADD	X0, X10, X18,LSL #3

  (872) 0x430530 ADD	X10, X3, X18,LSL #3

  (872) 0x430534 ADD	X18, X4, X18,LSL #3

  (872) 0x430538 HINT	#0

  (872) 0x43053c HINT	#0

    (875) 0x430540 LDR	D5, [X18, X11,LSL #3]

    (875) 0x430544 LDR	D6, [X10, X11,LSL #3]

    (875) 0x430548 FMUL	D5, D5, D3

    (875) 0x43054c FMADD	D5, D6, D4, D5

    (875) 0x430550 LDR	D6, [X23, X11,LSL #3]

    (875) 0x430554 FMADD	D5, D6, D2, D5

    (875) 0x430558 LDR	D6, [X21, X11,LSL #3]

    (875) 0x43055c FMADD	D5, D1, D6, D5

    (875) 0x430560 LDR	D6, [X0, X11,LSL #3]

    (875) 0x430564 FADD	D5, D5, D6

    (875) 0x430568 STR	D5, [X0, X11,LSL #3]

    (875) 0x43056c ADD	X11, X11, #1

    (875) 0x430570 CMP	X13, X11

    (875) 0x430574 B.NE	430540

  (872) 0x430578 FMUL	D4, D9, D0

  (872) 0x43057c FMUL	D1, D15, D4

  (872) 0x430580 FMUL	D2, D14, D4

  (872) 0x430584 FMUL	D3, D12, D4

  (872) 0x430588 FMUL	D4, D13, D4

  (872) 0x43058c CMP	X19, #4

  (872) 0x430590 B.CS	4305a0

  (872) 0x430594 ORR	X18, XZR, XZR

  (872) 0x430598 B	430638

0x43059c HINT	#0

  (872) 0x4305a0 LDR	X10, [SP, #8]

  (872) 0x4305a4 LDP	X13, X11, [SP, #64]

  (872) 0x4305a8 ORR	X21, XZR, XZR

  (872) 0x4305ac ORR	X0, XZR, X5

  (872) 0x4305b0 ADD	X23, X11, X10,LSL #3

  (872) 0x4305b4 LDR	X11, [SP, #88]

  (872) 0x4305b8 HINT	#0

  (872) 0x4305bc HINT	#0

    (868) 0x4305c0 ADD	X10, X23, X21,LSL #3

    (868) 0x4305c4 LDR	Q5, [X0], #32

    (868) 0x4305c8 ADD	X21, X21, #4

    (868) 0x4305cc SUBS	X11, X11, #4

    (868) 0x4305d0 ADD	X18, X10, X22,LSL #3

    (868) 0x4305d4 LDR	Q6, [X10, #16]

    (868) 0x4305d8 LDP	Q7, Q16, [X18]

    (868) 0x4305dc ADD	X18, X10, X9

    (868) 0x4305e0 FMUL	V5.2D, V5.2D, V3.D[0]

    (868) 0x4305e4 FMUL	V6.2D, V6.2D, V3.D[0]

    (868) 0x4305e8 FMLA	V5.2D, V7.2D, V4.D[0]

    (868) 0x4305ec FMLA	V6.2D, V16.2D, V4.D[0]

    (868) 0x4305f0 LDR	Q7, [X10, X22,LSL #4]

    (868) 0x4305f4 LDR	Q16, [X18, #16]

    (868) 0x4305f8 ADD	X10, X10, X14

    (868) 0x4305fc FMLA	V6.2D, V16.2D, V2.D[0]

    (868) 0x430600 FMLA	V5.2D, V7.2D, V2.D[0]

    (868) 0x430604 LDP	Q7, Q16, [X10]

    (868) 0x430608 FMLA	V6.2D, V16.2D, V1.D[0]

    (868) 0x43060c FMLA	V5.2D, V7.2D, V1.D[0]

    (868) 0x430610 LDP	Q7, Q16, [X13, #2032]

    (868) 0x430614 FADD	V6.2D, V6.2D, V16.2D

    (868) 0x430618 FADD	V5.2D, V5.2D, V7.2D

    (868) 0x43061c STP	Q5, Q6, [X13, #2032]

    (868) 0x430620 ADD	X13, X13, #32

    (868) 0x430624 B.NE	4305c0

  (872) 0x430628 LDR	X10, [SP, #88]

  (872) 0x43062c ORR	X18, XZR, X10

  (872) 0x430630 CMP	X10, X19

  (872) 0x430634 B.EQ	430698

  (872) 0x430638 LDR	X10, [SP, #80]

  (872) 0x43063c SUB	X13, X19, X18

  (872) 0x430640 ADD	X21, X6, X18,LSL #3

  (872) 0x430644 ADD	X23, X7, X18,LSL #3

  (872) 0x430648 ORR	X11, XZR, XZR

  (872) 0x43064c ADD	X0, X10, X18,LSL #3

  (872) 0x430650 ADD	X10, X24, X18,LSL #3

  (872) 0x430654 ADD	X18, X5, X18,LSL #3

  (872) 0x430658 HINT	#0

  (872) 0x43065c HINT	#0

    (874) 0x430660 LDR	D5, [X18, X11,LSL #3]

    (874) 0x430664 LDR	D6, [X10, X11,LSL #3]

    (874) 0x430668 FMUL	D5, D5, D3

    (874) 0x43066c FMADD	D5, D6, D4, D5

    (874) 0x430670 LDR	D6, [X23, X11,LSL #3]

    (874) 0x430674 FMADD	D5, D6, D2, D5

    (874) 0x430678 LDR	D6, [X21, X11,LSL #3]

    (874) 0x43067c FMADD	D5, D1, D6, D5

    (874) 0x430680 LDR	D6, [X0, X11,LSL #3]

    (874) 0x430684 FADD	D5, D5, D6

    (874) 0x430688 STR	D5, [X0, X11,LSL #3]

    (874) 0x43068c ADD	X11, X11, #1

    (874) 0x430690 CMP	X13, X11

    (874) 0x430694 B.NE	430660

  (872) 0x430698 FMUL	D4, D10, D0

  (872) 0x43069c FMUL	D1, D15, D4

  (872) 0x4306a0 FMUL	D2, D14, D4

  (872) 0x4306a4 FMUL	D3, D12, D4

  (872) 0x4306a8 FMUL	D4, D13, D4

  (872) 0x4306ac CMP	X19, #4

  (872) 0x4306b0 B.CS	4306c0

  (872) 0x4306b4 ORR	X18, XZR, XZR

  (872) 0x4306b8 B	430758

0x4306bc HINT	#0

  (872) 0x4306c0 LDR	X10, [SP, #24]

  (872) 0x4306c4 LDP	X13, X11, [SP, #64]

  (872) 0x4306c8 ORR	X21, XZR, XZR

  (872) 0x4306cc ORR	X0, XZR, X25

  (872) 0x4306d0 ADD	X23, X11, X10,LSL #3

  (872) 0x4306d4 LDR	X11, [SP, #88]

  (872) 0x4306d8 HINT	#0

  (872) 0x4306dc HINT	#0

    (869) 0x4306e0 ADD	X10, X23, X21,LSL #3

    (869) 0x4306e4 LDR	Q5, [X0], #32

    (869) 0x4306e8 ADD	X21, X21, #4

    (869) 0x4306ec SUBS	X11, X11, #4

    (869) 0x4306f0 ADD	X18, X10, X22,LSL #3

    (869) 0x4306f4 LDR	Q6, [X10, #16]

    (869) 0x4306f8 LDP	Q7, Q16, [X18]

    (869) 0x4306fc ADD	X18, X10, X9

    (869) 0x430700 FMUL	V5.2D, V5.2D, V3.D[0]

    (869) 0x430704 FMUL	V6.2D, V6.2D, V3.D[0]

    (869) 0x430708 FMLA	V5.2D, V7.2D, V4.D[0]

    (869) 0x43070c FMLA	V6.2D, V16.2D, V4.D[0]

    (869) 0x430710 LDR	Q7, [X10, X22,LSL #4]

    (869) 0x430714 LDR	Q16, [X18, #16]

    (869) 0x430718 ADD	X10, X10, X14

    (869) 0x43071c FMLA	V6.2D, V16.2D, V2.D[0]

    (869) 0x430720 FMLA	V5.2D, V7.2D, V2.D[0]

    (869) 0x430724 LDP	Q7, Q16, [X10]

    (869) 0x430728 FMLA	V6.2D, V16.2D, V1.D[0]

    (869) 0x43072c FMLA	V5.2D, V7.2D, V1.D[0]

    (869) 0x430730 LDP	Q7, Q16, [X13, #2032]

    (869) 0x430734 FADD	V6.2D, V6.2D, V16.2D

    (869) 0x430738 FADD	V5.2D, V5.2D, V7.2D

    (869) 0x43073c STP	Q5, Q6, [X13, #2032]

    (869) 0x430740 ADD	X13, X13, #32

    (869) 0x430744 B.NE	4306e0

  (872) 0x430748 LDR	X10, [SP, #88]

  (872) 0x43074c ORR	X18, XZR, X10

  (872) 0x430750 CMP	X10, X19

  (872) 0x430754 B.EQ	4307b8

  (872) 0x430758 LDR	X10, [SP, #80]

  (872) 0x43075c SUB	X13, X19, X18

  (872) 0x430760 ADD	X21, X26, X18,LSL #3

  (872) 0x430764 ADD	X23, X28, X18,LSL #3

  (872) 0x430768 ORR	X11, XZR, XZR

  (872) 0x43076c ADD	X0, X10, X18,LSL #3

  (872) 0x430770 ADD	X10, X30, X18,LSL #3

  (872) 0x430774 ADD	X18, X25, X18,LSL #3

  (872) 0x430778 HINT	#0

  (872) 0x43077c HINT	#0

    (873) 0x430780 LDR	D5, [X18, X11,LSL #3]

    (873) 0x430784 LDR	D6, [X10, X11,LSL #3]

    (873) 0x430788 FMUL	D5, D5, D3

    (873) 0x43078c FMADD	D5, D6, D4, D5

    (873) 0x430790 LDR	D6, [X23, X11,LSL #3]

    (873) 0x430794 FMADD	D5, D6, D2, D5

    (873) 0x430798 LDR	D6, [X21, X11,LSL #3]

    (873) 0x43079c FMADD	D5, D1, D6, D5

    (873) 0x4307a0 LDR	D6, [X0, X11,LSL #3]

    (873) 0x4307a4 FADD	D5, D5, D6

    (873) 0x4307a8 STR	D5, [X0, X11,LSL #3]

    (873) 0x4307ac ADD	X11, X11, #1

    (873) 0x4307b0 CMP	X13, X11

    (873) 0x4307b4 B.NE	430780

  (872) 0x4307b8 FMUL	D3, D11, D0

  (872) 0x4307bc FMUL	D0, D15, D3

  (872) 0x4307c0 FMUL	D1, D14, D3

  (872) 0x4307c4 FMUL	D2, D12, D3

  (872) 0x4307c8 FMUL	D3, D13, D3

  (872) 0x4307cc CMP	X19, #4

  (872) 0x4307d0 B.CS	4307e0

  (872) 0x4307d4 ORR	X18, XZR, XZR

  (872) 0x4307d8 B	430878

0x4307dc HINT	#0

(870) 0x4307e0 LDR	X10, [SP, #16]

(870) 0x4307e4 LDP	X13, X11, [SP, #64]

(870) 0x4307e8 ORR	X21, XZR, XZR

(870) 0x4307ec ORR	X0, XZR, X27

(870) 0x4307f0 ADD	X10, X11, X10,LSL #3

(870) 0x4307f4 LDR	X11, [SP, #88]

(870) 0x4307f8 HINT	#0

(870) 0x4307fc HINT	#0

  (866) 0x430800 ADD	X18, X10, X21,LSL #3

  (866) 0x430804 LDR	Q4, [X0], #32

  (866) 0x430808 ADD	X21, X21, #4

  (866) 0x43080c SUBS	X11, X11, #4

  (866) 0x430810 ADD	X23, X18, X22,LSL #3

  (866) 0x430814 LDR	Q5, [X18, #16]

  (866) 0x430818 LDP	Q6, Q7, [X23]

  (866) 0x43081c ADD	X23, X18, X9

  (866) 0x430820 FMUL	V4.2D, V4.2D, V2.D[0]

  (866) 0x430824 FMUL	V5.2D, V5.2D, V2.D[0]

  (866) 0x430828 FMLA	V4.2D, V6.2D, V3.D[0]

  (866) 0x43082c FMLA	V5.2D, V7.2D, V3.D[0]

  (866) 0x430830 LDR	Q6, [X18, X22,LSL #4]

  (866) 0x430834 LDR	Q7, [X23, #16]

  (866) 0x430838 ADD	X18, X18, X14

  (866) 0x43083c FMLA	V5.2D, V7.2D, V1.D[0]

  (866) 0x430840 FMLA	V4.2D, V6.2D, V1.D[0]

  (866) 0x430844 LDP	Q6, Q7, [X18]

  (866) 0x430848 FMLA	V5.2D, V7.2D, V0.D[0]

  (866) 0x43084c FMLA	V4.2D, V6.2D, V0.D[0]

  (866) 0x430850 LDP	Q6, Q7, [X13, #2032]

  (866) 0x430854 FADD	V5.2D, V5.2D, V7.2D

  (866) 0x430858 FADD	V4.2D, V4.2D, V6.2D

  (866) 0x43085c STP	Q4, Q5, [X13, #2032]

  (866) 0x430860 ADD	X13, X13, #32

  (866) 0x430864 B.NE	430800

(870) 0x430868 LDR	X10, [SP, #88]

(870) 0x43086c ORR	X18, XZR, X10

(870) 0x430870 CMP	X10, X19

(870) 0x430874 B.EQ	4303e0

  (872) 0x430878 LDR	X13, [SP, #80]

  (872) 0x43087c SUB	X11, X19, X18

  (872) 0x430880 ADD	X0, X15, X18,LSL #3

  (872) 0x430884 ADD	X21, X16, X18,LSL #3

  (872) 0x430888 ADD	X23, X17, X18,LSL #3

  (872) 0x43088c ORR	X10, XZR, XZR

  (872) 0x430890 ADD	X13, X13, X18,LSL #3

  (872) 0x430894 ADD	X18, X27, X18,LSL #3

  (872) 0x430898 HINT	#0

  (872) 0x43089c HINT	#0

    (871) 0x4308a0 LDR	D4, [X18, X10,LSL #3]

    (871) 0x4308a4 LDR	D5, [X23, X10,LSL #3]

    (871) 0x4308a8 FMUL	D4, D4, D2

    (871) 0x4308ac FMADD	D4, D5, D3, D4

    (871) 0x4308b0 LDR	D5, [X21, X10,LSL #3]

    (871) 0x4308b4 FMADD	D4, D5, D1, D4

    (871) 0x4308b8 LDR	D5, [X0, X10,LSL #3]

    (871) 0x4308bc FMADD	D4, D0, D5, D4

    (871) 0x4308c0 LDR	D5, [X13, X10,LSL #3]

    (871) 0x4308c4 FADD	D4, D4, D5

    (871) 0x4308c8 STR	D4, [X13, X10,LSL #3]

    (871) 0x4308cc ADD	X10, X10, #1

    (871) 0x4308d0 CMP	X11, X10

    (871) 0x4308d4 B.NE	4308a0

  (872) 0x4308d8 B	4303e0

0x4308dc LDP	D9, D8, [SP, #192]

0x4308e0 LDP	D11, D10, [SP, #176]

0x4308e4 LDP	D13, D12, [SP, #160]

0x4308e8 LDP	D15, D14, [SP, #144]

0x4308ec LDP	X20, X19, [SP, #288]

0x4308f0 LDP	X22, X21, [SP, #272]

0x4308f4 LDP	X24, X23, [SP, #256]

0x4308f8 LDP	X26, X25, [SP, #240]

0x4308fc LDP	X28, X27, [SP, #224]

0x430900 LDP	X29, X30, [SP, #208]

0x430904 ADD	SP, SP, #304

0x430908 RET

0x43090c HINT	#0

0x430910 HINT	#0

0x430914 HINT	#0

0x430918 HINT	#0

0x43091c HINT	#0

Coverage (%)	Name	Source Location	Module
►100.00+	miniqmcreference::einspline_sp[...]	einspline_spo_ref.hpp:175	exec
○	miniqmcreference::einspline_sp[...]	einspline_spo_ref.hpp:183	exec
○	qmcplusplus::SPOSet::evaluateD[...]	OhmmsVector.h:178	exec
○	miniqmcreference::DiracDetermi[...]	DiracDeterminantRef.cpp:217	exec
○	qmcplusplus::WaveFunction::eva[...]	stl_vector.h:993	exec
○	qmcplusplus::NonLocalPP<double[...]	NonLocalPP.hpp:126	exec
○	main.omp_outlined.63	NewTimer.h:249	exec
○	__kmp_invoke_microtask		libomp.so

min	med	avg	max

Percentile Index	10	20	30	40	50	60	70	80	90	100
Value

min	med	avg	max

Percentile Index	10	20	30	40	50	60	70	80	90	100
Value

Path /

Average path: Display a virtual path defined by average values of all real paths

The code analyzed by CQA in that panel excludes loops and represents 0.00% of application time for run armclang_3

Source file and lines	MultiBsplineRef.hpp:41-73
Module	exec

The function is defined in:

/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/Spline2/MultiBsplineRef.hpp:41-49,63-73
/opt/arm/gcc-14.2.0_AmazonLinux-2023/lib/gcc/aarch64-linux-gnu/14.2.0/../../../../include/c++/14.2.0/bits/stl_algobase.h:951-952
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/Spline2/MultiBsplineEvalHelper.hpp:53,60-63
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/Spline2/MultiBsplineData.hpp:54-57

Warnings:
Ignoring paths for analysis

gain
potential
hint
expert

Code clean check

Detected a slowdown caused by scalar integer instructions (typically used for address computation). By removing them, you can lower the cost of an iteration from 28.13 to 6.33 cycles (4.44x speedup).

Workaround

Try to reorganize arrays of structures to structures of arrays
Consider to permute loops (see vectorization gain report)

Vectorization

Your function is not vectorized. Only 57% of vector register length is used (average across all VPU instructions). By fully vectorizing your function, you can lower the cost of an iteration from 28.13 to 19.62 cycles (1.43x speedup).

Details

9% of VPU instructions are used in vector version (process two or more data elements in vector registers):

31% of VPU loads are used in vector version.
28% of VPU stores are used in vector version.
1% of VPU addition or subtraction instructions are used in vector version.
5% of VPU multiply instructions are used in vector version.
4% of VPU fused multiply-add instructions are used in vector version.
3% of VPU instructions that are not load, store, addition, subtraction nor multiply instructions are used in vector version.

Since your execution units are vector units, only a fully vectorized function can use their full power.

Workaround

Try another compiler or update/tune your current one
Make array accesses unit-stride:
- If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA): for(i) a[i].x = b[i].x; (slow, non stride 1) => for(i) a.x[i] = b.x[i]; (fast, stride 1)

Expensive FP math instructions/calls

Detected performance impact from expensive FP math instructions/calls. By removing/reexpressing them, you can lower the cost of an iteration from 28.13 to 0.50 cycles (56.25x speedup).

FMA

Detected 14 FMA (fused multiply-add) operations. Presence of both ADD/SUB and MUL operations.

Workaround

Try to change order in which elements are evaluated (using parentheses) in arithmetic expressions containing both ADD/SUB and MUL operations to enable your compiler to generate FMA instructions wherever possible. For instance a + b*c is a valid FMA (MUL then ADD). However (a+b)* c cannot be translated into an FMA (ADD then MUL).

Conversion instructions

Detected expensive conversion instructions.

Details

FCVTZS: 3 occurrences►
- /home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/Spline2/MultiBsplineEvalHelper.hpp:60
- /home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/Spline2/MultiBsplineEvalHelper.hpp:60
- /home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/Spline2/MultiBsplineEvalHelper.hpp:60

Workaround

Avoid mixing data with different types. In particular, check if the type of constants is the same as array elements.

Matching between your function (in the source code) and the binary function

The binary function is composed of 63 FP arithmetical operations:

31: addition or subtraction (14 inside FMA instructions)
32: multiply (14 inside FMA instructions)

The binary function is loading 316 bytes. The binary function is storing 280 bytes.

Arithmetic intensity

Arithmetic intensity is 0.11 FP operations per loaded or stored byte.

General properties

nb instructions	239
loop length	956
nb stack references	0

Front-end

FIT IN UOP CACHE

front end

28.13 cycles

Back-end

	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16
uops	5.00	5.00	15.50	15.50	15.50	15.50	15.50	15.50	20.25	20.25	20.25	20.25	16.17	15.83	16.00	7.50	7.50
cycles	5.00	5.00	15.50	15.50	15.50	15.50	15.50	15.50	20.25	20.25	20.25	20.25	16.17	15.83	16.00	7.50	7.50

Execution ports to units layout:

P0: BRU
P1: BRU
P2: ALU
P3: ALU
P4: ALU
P5: ALU
P6: ALU
P7: ALU
P8 (128 bits): VPU, FP store data, ALU, DIV/SQRT
P9 (128 bits): VPU, ALU, FP store data
P10 (128 bits): VPU, ALU, DIV/SQRT
P11 (128 bits): ALU, VPU
P12 (256 bits): store address, load
P13 (256 bits): store address, load
P14 (256 bits): load
P15 (64 bits): store data
P16 (64 bits): store data

Cycles executing div or sqrt instructions

Cycles summary

Front-end	28.13
Overall L1	28.13

Vectorization ratios

INT

all	11%
load	31%
store	28%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	0%
fma	0%
other	3%

all	5%
load	NA (no load vectorizable/vectorized instructions)
store	NA (no store vectorizable/vectorized instructions)
mul	5%
add-sub	6%
fma	7%
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	4%

INT+FP

all	9%
load	31%
store	28%
mul	5%
add-sub	1%
fma	4%
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	3%

Cycles and memory resources usage

Assuming all data fit into the L1 cache, each call to the function takes 28.13 cycles. At this rate:

11% of peak load performance is reached (11.24 out of 96.00 bytes loaded per cycle (GB/s @ 1GHz))
20% of peak store performance is reached (9.96 out of 48.00 bytes stored per cycle (GB/s @ 1GHz))

ASM code

In the binary file, the address of the function is: 430080

Instruction	Nb FU	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16	Latency	Recip. throughput	Vectorization
SUB SP, SP, #304	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
STP D15, D14, [SP, #144]	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50	vect (100.0%)
STP D13, D12, [SP, #160]	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50	vect (100.0%)
STP D11, D10, [SP, #176]	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50	vect (100.0%)
STP D9, D8, [SP, #192]	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50	vect (100.0%)
STP X29, X30, [SP, #208]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X28, X27, [SP, #224]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X26, X25, [SP, #240]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X24, X23, [SP, #256]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X22, X21, [SP, #272]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X20, X19, [SP, #288]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
ADD X29, SP, #208	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
LDR D3, [X0, #40]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	scal (50.0%)
LDR D4, [X0, #120]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	scal (50.0%)
ORR X19, XZR, X2	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
STR X1, [SP, #80]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
FSUB D0, D0, S3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
LDP D5, D3, [X0, #72]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	vect (100.0%)
FSUB D3, D1, S3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMUL D1, D5, D0	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
MOVI D0, #0	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FCMP D1, #0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.GE 43016c <_ZN16miniqmcreference19MultiBsplineEvalRef10evaluate_vIdEEvPKN11qmcplusplus14bspline_traitsIT_Lj3EE10SplineTypeES4_S4_S4_PS4_m+0xec>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
STR XZR, [SP, #56]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
MOVI D1, #0	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FSUB D2, D2, S4	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
LDR D4, [X0, #112]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	scal (50.0%)
FMUL D3, D4, D3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FCMP D3, #0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.LT 4301b4 <_ZN16miniqmcreference19MultiBsplineEvalRef10evaluate_vIdEEvPKN11qmcplusplus14bspline_traitsIT_Lj3EE10SplineTypeES4_S4_S4_PS4_m+0x134>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
LDR W8, [X0, #96]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
FCVTZS W10, D3	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	3	1	scal (50.0%)
FRINTZ D0, D3	1	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	0	0	0	0	3	0.50	scal (50.0%)
FSUB D0, D3, S0	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
SUB W9, W8, #1	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (25.0%)
CMP W8, W10	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (25.0%)
CSEL W8, W10, W9, #12	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOVN X9, #1	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MOVK X9, #16367	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
SBFM X24, X8, #0, #31	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (100.0%)
FMOV D3, X9	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FCSEL D0, D0, D3, #12	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	2	0.25	scal (50.0%)
LDR D3, [X0, #152]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	scal (50.0%)
FMUL D2, D3, D2	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FCMP D2, #0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.LT 4301c8 <_ZN16miniqmcreference19MultiBsplineEvalRef10evaluate_vIdEEvPKN11qmcplusplus14bspline_traitsIT_Lj3EE10SplineTypeES4_S4_S4_PS4_m+0x148>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
LDR W8, [X0, #136]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
FCVTZS W10, D2	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	3	1	scal (50.0%)
FRINTZ D3, D2	1	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	0	0	0	0	3	0.50	scal (50.0%)
FSUB D2, D2, S3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
SUB W9, W8, #1	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (25.0%)
CMP W8, W10	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (25.0%)
CSEL W8, W10, W9, #12	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOVN X9, #1	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MOVK X9, #16367	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
SBFM X25, X8, #0, #31	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (100.0%)
FMOV D3, X9	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FCSEL D2, D2, D3, #12	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	2	0.25	scal (50.0%)
B 4301d0 <_ZN16miniqmcreference19MultiBsplineEvalRef10evaluate_vIdEEvPKN11qmcplusplus14bspline_traitsIT_Lj3EE10SplineTypeES4_S4_S4_PS4_m+0x150>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
LDR W8, [X0, #56]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
FCVTZS W10, D1	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	3	1	scal (50.0%)
FRINTZ D5, D1	1	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	0	0	0	0	3	0.50	scal (50.0%)
FSUB D1, D1, S5	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
SUB W9, W8, #1	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (25.0%)
CMP W8, W10	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (25.0%)
CSEL W8, W10, W9, #12	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOVN X9, #1	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MOVK X9, #16367	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
SBFM X8, X8, #0, #31	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
FMOV D5, X9	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
STR X8, [SP, #56]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
FCSEL D1, D1, D5, #12	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	2	0.25	scal (50.0%)
FSUB D2, D2, S4	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
LDR D4, [X0, #112]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	scal (50.0%)
FMUL D3, D4, D3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FCMP D3, #0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.GE 4300f8 <_ZN16miniqmcreference19MultiBsplineEvalRef10evaluate_vIdEEvPKN11qmcplusplus14bspline_traitsIT_Lj3EE10SplineTypeES4_S4_S4_PS4_m+0x78>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X24, XZR, XZR	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
LDR D3, [X0, #152]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	scal (50.0%)
FMUL D2, D3, D2	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FCMP D2, #0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.GE 430138 <_ZN16miniqmcreference19MultiBsplineEvalRef10evaluate_vIdEEvPKN11qmcplusplus14bspline_traitsIT_Lj3EE10SplineTypeES4_S4_S4_PS4_m+0xb8>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X25, XZR, XZR	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MOVI D2, #0	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
ORR X8, XZR, #3840	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
FMOV D4, #0.5000000	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMOV V16.2D, #0.5000000	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	vect (100.0%)
FMUL D7, D1, D1	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
MOVK X8, #16325	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
FMOV D3, X8	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
ADRP X8, 4ae1e8 <_ZN10InfoStreamC1EPSo+0x28>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
LDR Q17, [X8, #1456]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	vect (100.0%)
ADRP X8, 4ae1f0 <_ZN10InfoStreamC1EPSo+0x30>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
LDR Q18, [X8, #1472]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	vect (100.0%)
FMUL D5, D1, D3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FSUB D6, D4, S5	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMUL D5, D5, D7	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
MOV V16.D[0], V6.D[0]	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
DUP V6.2D, V1.D[0]	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	vect (100.0%)
FMUL V16.2D, V16.2D, V1.D[0]	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	vect (100.0%)
MOV V6.D[1], V7.D[0]	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FADD V17.2D, V16.2D, V17.2D	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	vect (100.0%)
FMLA V18.2D, V17.2D, V6.2D	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	vect (100.0%)
MOV D6, V16.D[1]	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FSUB D6, D4, S6	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMADD D6, D6, D1, D4	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
STR Q18, [SP, #96]	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50	vect (100.0%)
FMADD D1, D6, D1, D3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
STP D1, D5, [SP, #112]	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50	vect (100.0%)
CBZ X19, 4308dc <_ZN16miniqmcreference19MultiBsplineEvalRef10evaluate_vIdEEvPKN11qmcplusplus14bspline_traitsIT_Lj3EE10SplineTypeES4_S4_S4_PS4_m+0x85c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
FMUL D1, D0, D3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FMOV D6, #-0.5000000	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMUL D7, D0, D0	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
ORR X8, XZR, #3840	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
LDR X23, [SP, #80]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	scal (50.0%)
LDP X20, X22, [X0, #24]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
LDR X26, [X0, #16]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	scal (50.0%)
UBFM X2, X19, #61, #60	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ORR X21, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ORR W1, WZR, WZR	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (25.0%)
MOVK X8, #16357	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
FMOV D17, X8	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FSUB D5, D4, S1	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMUL D11, D1, D7	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
ORR X0, XZR, X23	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
FMADD D5, D5, D0, D6	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
FMADD D8, D5, D0, D3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
FMUL D5, D0, D4	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FNMSUB D16, D5, D7, D7	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
FSUB D5, D4, S5	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMADD D5, D5, D0, D4	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
FADD D9, D16, D17	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMADD D10, D5, D0, D3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
FMUL D0, D2, D3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FMUL D5, D2, D2	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FSUB D1, D4, S0	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMUL D15, D0, D5	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FMADD D1, D1, D2, D6	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
FMADD D12, D1, D2, D3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
FMUL D1, D2, D4	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FNMSUB D6, D1, D5, D5	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
FSUB D1, D4, S1	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMADD D1, D1, D2, D4	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
FADD D13, D6, D17	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMADD D14, D1, D2, D3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
BL 4049f0 <@plt_start@+0x500>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
AND X12, X19, #8062	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
LDR X0, [X21, #8]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
MADD X4, X24, X20, XZR	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
MADD X10, X22, X25, XZR	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
ADD X11, X22, X22,LSL #1	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X13, X24, #2	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X15, X24, #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X14, X23, #16	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
STR X26, [SP, #48]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
ORR X8, XZR, XZR	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
STR X12, [SP, #88]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
LDR X12, [SP, #56]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	scal (50.0%)
UBFM X17, X25, #61, #60	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MADD X23, X13, X20, XZR	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
STR X14, [SP, #64]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
UBFM X14, X11, #61, #60	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MADD X27, X15, X20, XZR	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
ADD X11, X17, #24	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X13, X17, #16	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X15, X17, #8	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
UBFM X9, X22, #60, #59	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
UBFM X18, X4, #61, #60	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
UBFM X17, X10, #61, #60	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MADD X15, X22, X15, XZR	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
ADD X6, X20, X4	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
STR X6, [SP, #8]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
ADD X18, X18, X10,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MADD X11, X22, X11, XZR	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
MADD X13, X22, X13, XZR	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
ADD X10, X0, X10,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X11, X0, X11	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X13, X0, X13	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MADD X16, X12, X26, XZR	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
STP X4, X10, [SP, #32]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
UBFM X12, X26, #61, #60	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X10, X18, X16,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
UBFM X21, X16, #61, #60	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X18, X0, X15	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X20, X0, X10	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X10, X17, X16,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X3, X21, X4,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ORR X16, XZR, X27	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X15, X10, X4,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X1, X11, X3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X2, X13, X3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X3, X18, X3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
STP X27, X23, [SP, #16]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
ADD X4, X0, X15	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X15, X10, X6,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X5, X0, X15	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X15, X21, X6,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X6, X11, X15	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X7, X13, X15	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X24, X18, X15	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X15, X10, X23,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X10, X10, X27,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X25, X0, X15	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X15, X21, X23,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X27, X0, X10	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X10, X21, X16,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X26, X11, X15	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X28, X13, X15	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X30, X18, X15	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X15, X11, X10	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X16, X13, X10	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X17, X18, X10	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
B 430430 <_ZN16miniqmcreference19MultiBsplineEvalRef10evaluate_vIdEEvPKN11qmcplusplus14bspline_traitsIT_Lj3EE10SplineTypeES4_S4_S4_PS4_m+0x3b0>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A
LDP D9, D8, [SP, #192]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	vect (100.0%)
LDP D11, D10, [SP, #176]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	vect (100.0%)
LDP D13, D12, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	vect (100.0%)
LDP D15, D14, [SP, #144]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	vect (100.0%)
LDP X20, X19, [SP, #288]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
LDP X22, X21, [SP, #272]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	N/A
LDP X24, X23, [SP, #256]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
LDP X26, X25, [SP, #240]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
LDP X28, X27, [SP, #224]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
LDP X29, X30, [SP, #208]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
ADD SP, SP, #304	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
RET	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A

The code analyzed by CQA in that panel excludes loops and represents 0.00% of application time for run armclang_3

Source file and lines	MultiBsplineRef.hpp:41-73
Module	exec

The function is defined in:

/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/Spline2/MultiBsplineRef.hpp:41-49,63-73
/opt/arm/gcc-14.2.0_AmazonLinux-2023/lib/gcc/aarch64-linux-gnu/14.2.0/../../../../include/c++/14.2.0/bits/stl_algobase.h:951-952
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/Spline2/MultiBsplineEvalHelper.hpp:53,60-63
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/Spline2/MultiBsplineData.hpp:54-57

Warnings:
Ignoring paths for analysis

gain
potential
hint
expert

Code clean check

Detected a slowdown caused by scalar integer instructions (typically used for address computation). By removing them, you can lower the cost of an iteration from 28.13 to 6.33 cycles (4.44x speedup).

Workaround

Try to reorganize arrays of structures to structures of arrays
Consider to permute loops (see vectorization gain report)

Vectorization

Details

9% of VPU instructions are used in vector version (process two or more data elements in vector registers):

31% of VPU loads are used in vector version.
28% of VPU stores are used in vector version.
1% of VPU addition or subtraction instructions are used in vector version.
5% of VPU multiply instructions are used in vector version.
4% of VPU fused multiply-add instructions are used in vector version.
3% of VPU instructions that are not load, store, addition, subtraction nor multiply instructions are used in vector version.

Since your execution units are vector units, only a fully vectorized function can use their full power.

Workaround

Try another compiler or update/tune your current one
Make array accesses unit-stride:
- If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA): for(i) a[i].x = b[i].x; (slow, non stride 1) => for(i) a.x[i] = b.x[i]; (fast, stride 1)

Expensive FP math instructions/calls

Detected performance impact from expensive FP math instructions/calls. By removing/reexpressing them, you can lower the cost of an iteration from 28.13 to 0.50 cycles (56.25x speedup).

FMA

Detected 14 FMA (fused multiply-add) operations. Presence of both ADD/SUB and MUL operations.

Workaround

Conversion instructions

Detected expensive conversion instructions.

Details

FCVTZS: 3 occurrences►
- /home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/Spline2/MultiBsplineEvalHelper.hpp:60
- /home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/Spline2/MultiBsplineEvalHelper.hpp:60
- /home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/Spline2/MultiBsplineEvalHelper.hpp:60

Workaround

Avoid mixing data with different types. In particular, check if the type of constants is the same as array elements.

Matching between your function (in the source code) and the binary function

The binary function is composed of 63 FP arithmetical operations:

31: addition or subtraction (14 inside FMA instructions)
32: multiply (14 inside FMA instructions)

The binary function is loading 316 bytes. The binary function is storing 280 bytes.

Arithmetic intensity

Arithmetic intensity is 0.11 FP operations per loaded or stored byte.

General properties

nb instructions	239
loop length	956
nb stack references	0

Front-end

FIT IN UOP CACHE

front end

28.13 cycles

Back-end

	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16
uops	5.00	5.00	15.50	15.50	15.50	15.50	15.50	15.50	20.25	20.25	20.25	20.25	16.17	15.83	16.00	7.50	7.50
cycles	5.00	5.00	15.50	15.50	15.50	15.50	15.50	15.50	20.25	20.25	20.25	20.25	16.17	15.83	16.00	7.50	7.50

Execution ports to units layout:

P0: BRU
P1: BRU
P2: ALU
P3: ALU
P4: ALU
P5: ALU
P6: ALU
P7: ALU
P8 (128 bits): VPU, FP store data, ALU, DIV/SQRT
P9 (128 bits): VPU, ALU, FP store data
P10 (128 bits): VPU, ALU, DIV/SQRT
P11 (128 bits): ALU, VPU
P12 (256 bits): store address, load
P13 (256 bits): store address, load
P14 (256 bits): load
P15 (64 bits): store data
P16 (64 bits): store data

Cycles executing div or sqrt instructions

Cycles summary

Front-end	28.13
Overall L1	28.13

Vectorization ratios

INT

all	11%
load	31%
store	28%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	0%
fma	0%
other	3%

all	5%
load	NA (no load vectorizable/vectorized instructions)
store	NA (no store vectorizable/vectorized instructions)
mul	5%
add-sub	6%
fma	7%
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	4%

INT+FP

all	9%
load	31%
store	28%
mul	5%
add-sub	1%
fma	4%
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	3%

Cycles and memory resources usage

Assuming all data fit into the L1 cache, each call to the function takes 28.13 cycles. At this rate:

11% of peak load performance is reached (11.24 out of 96.00 bytes loaded per cycle (GB/s @ 1GHz))
20% of peak store performance is reached (9.96 out of 48.00 bytes stored per cycle (GB/s @ 1GHz))

ASM code

In the binary file, the address of the function is: 430080

Instruction	Nb FU	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16	Latency	Recip. throughput	Vectorization
SUB SP, SP, #304	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
STP D15, D14, [SP, #144]	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50	vect (100.0%)
STP D13, D12, [SP, #160]	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50	vect (100.0%)
STP D11, D10, [SP, #176]	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50	vect (100.0%)
STP D9, D8, [SP, #192]	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50	vect (100.0%)
STP X29, X30, [SP, #208]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X28, X27, [SP, #224]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X26, X25, [SP, #240]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X24, X23, [SP, #256]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X22, X21, [SP, #272]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X20, X19, [SP, #288]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
ADD X29, SP, #208	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
LDR D3, [X0, #40]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	scal (50.0%)
LDR D4, [X0, #120]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	scal (50.0%)
ORR X19, XZR, X2	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
STR X1, [SP, #80]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
FSUB D0, D0, S3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
LDP D5, D3, [X0, #72]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	vect (100.0%)
FSUB D3, D1, S3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMUL D1, D5, D0	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
MOVI D0, #0	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FCMP D1, #0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.GE 43016c <_ZN16miniqmcreference19MultiBsplineEvalRef10evaluate_vIdEEvPKN11qmcplusplus14bspline_traitsIT_Lj3EE10SplineTypeES4_S4_S4_PS4_m+0xec>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
STR XZR, [SP, #56]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
MOVI D1, #0	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FSUB D2, D2, S4	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
LDR D4, [X0, #112]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	scal (50.0%)
FMUL D3, D4, D3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FCMP D3, #0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.LT 4301b4 <_ZN16miniqmcreference19MultiBsplineEvalRef10evaluate_vIdEEvPKN11qmcplusplus14bspline_traitsIT_Lj3EE10SplineTypeES4_S4_S4_PS4_m+0x134>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
LDR W8, [X0, #96]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
FCVTZS W10, D3	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	3	1	scal (50.0%)
FRINTZ D0, D3	1	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	0	0	0	0	3	0.50	scal (50.0%)
FSUB D0, D3, S0	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
SUB W9, W8, #1	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (25.0%)
CMP W8, W10	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (25.0%)
CSEL W8, W10, W9, #12	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOVN X9, #1	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MOVK X9, #16367	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
SBFM X24, X8, #0, #31	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (100.0%)
FMOV D3, X9	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FCSEL D0, D0, D3, #12	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	2	0.25	scal (50.0%)
LDR D3, [X0, #152]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	scal (50.0%)
FMUL D2, D3, D2	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FCMP D2, #0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.LT 4301c8 <_ZN16miniqmcreference19MultiBsplineEvalRef10evaluate_vIdEEvPKN11qmcplusplus14bspline_traitsIT_Lj3EE10SplineTypeES4_S4_S4_PS4_m+0x148>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
LDR W8, [X0, #136]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
FCVTZS W10, D2	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	3	1	scal (50.0%)
FRINTZ D3, D2	1	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	0	0	0	0	3	0.50	scal (50.0%)
FSUB D2, D2, S3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
SUB W9, W8, #1	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (25.0%)
CMP W8, W10	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (25.0%)
CSEL W8, W10, W9, #12	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOVN X9, #1	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MOVK X9, #16367	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
SBFM X25, X8, #0, #31	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (100.0%)
FMOV D3, X9	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FCSEL D2, D2, D3, #12	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	2	0.25	scal (50.0%)
B 4301d0 <_ZN16miniqmcreference19MultiBsplineEvalRef10evaluate_vIdEEvPKN11qmcplusplus14bspline_traitsIT_Lj3EE10SplineTypeES4_S4_S4_PS4_m+0x150>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
LDR W8, [X0, #56]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
FCVTZS W10, D1	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	3	1	scal (50.0%)
FRINTZ D5, D1	1	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	0	0	0	0	3	0.50	scal (50.0%)
FSUB D1, D1, S5	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
SUB W9, W8, #1	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (25.0%)
CMP W8, W10	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (25.0%)
CSEL W8, W10, W9, #12	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOVN X9, #1	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MOVK X9, #16367	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
SBFM X8, X8, #0, #31	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
FMOV D5, X9	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
STR X8, [SP, #56]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
FCSEL D1, D1, D5, #12	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	2	0.25	scal (50.0%)
FSUB D2, D2, S4	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
LDR D4, [X0, #112]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	scal (50.0%)
FMUL D3, D4, D3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FCMP D3, #0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.GE 4300f8 <_ZN16miniqmcreference19MultiBsplineEvalRef10evaluate_vIdEEvPKN11qmcplusplus14bspline_traitsIT_Lj3EE10SplineTypeES4_S4_S4_PS4_m+0x78>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X24, XZR, XZR	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
LDR D3, [X0, #152]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	scal (50.0%)
FMUL D2, D3, D2	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FCMP D2, #0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.GE 430138 <_ZN16miniqmcreference19MultiBsplineEvalRef10evaluate_vIdEEvPKN11qmcplusplus14bspline_traitsIT_Lj3EE10SplineTypeES4_S4_S4_PS4_m+0xb8>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X25, XZR, XZR	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MOVI D2, #0	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
ORR X8, XZR, #3840	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
FMOV D4, #0.5000000	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMOV V16.2D, #0.5000000	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	vect (100.0%)
FMUL D7, D1, D1	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
MOVK X8, #16325	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
FMOV D3, X8	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
ADRP X8, 4ae1e8 <_ZN10InfoStreamC1EPSo+0x28>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
LDR Q17, [X8, #1456]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	vect (100.0%)
ADRP X8, 4ae1f0 <_ZN10InfoStreamC1EPSo+0x30>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
LDR Q18, [X8, #1472]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	vect (100.0%)
FMUL D5, D1, D3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FSUB D6, D4, S5	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMUL D5, D5, D7	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
MOV V16.D[0], V6.D[0]	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
DUP V6.2D, V1.D[0]	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	vect (100.0%)
FMUL V16.2D, V16.2D, V1.D[0]	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	vect (100.0%)
MOV V6.D[1], V7.D[0]	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FADD V17.2D, V16.2D, V17.2D	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	vect (100.0%)
FMLA V18.2D, V17.2D, V6.2D	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	vect (100.0%)
MOV D6, V16.D[1]	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FSUB D6, D4, S6	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMADD D6, D6, D1, D4	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
STR Q18, [SP, #96]	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50	vect (100.0%)
FMADD D1, D6, D1, D3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
STP D1, D5, [SP, #112]	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50	vect (100.0%)
CBZ X19, 4308dc <_ZN16miniqmcreference19MultiBsplineEvalRef10evaluate_vIdEEvPKN11qmcplusplus14bspline_traitsIT_Lj3EE10SplineTypeES4_S4_S4_PS4_m+0x85c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
FMUL D1, D0, D3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FMOV D6, #-0.5000000	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMUL D7, D0, D0	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
ORR X8, XZR, #3840	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
LDR X23, [SP, #80]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	scal (50.0%)
LDP X20, X22, [X0, #24]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
LDR X26, [X0, #16]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	scal (50.0%)
UBFM X2, X19, #61, #60	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ORR X21, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ORR W1, WZR, WZR	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (25.0%)
MOVK X8, #16357	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
FMOV D17, X8	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FSUB D5, D4, S1	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMUL D11, D1, D7	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
ORR X0, XZR, X23	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
FMADD D5, D5, D0, D6	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
FMADD D8, D5, D0, D3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
FMUL D5, D0, D4	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FNMSUB D16, D5, D7, D7	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
FSUB D5, D4, S5	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMADD D5, D5, D0, D4	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
FADD D9, D16, D17	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMADD D10, D5, D0, D3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
FMUL D0, D2, D3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FMUL D5, D2, D2	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FSUB D1, D4, S0	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMUL D15, D0, D5	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FMADD D1, D1, D2, D6	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
FMADD D12, D1, D2, D3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
FMUL D1, D2, D4	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (50.0%)
FNMSUB D6, D1, D5, D5	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
FSUB D1, D4, S1	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMADD D1, D1, D2, D4	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
FADD D13, D6, D17	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FMADD D14, D1, D2, D3	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25	scal (50.0%)
BL 4049f0 <@plt_start@+0x500>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
AND X12, X19, #8062	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
LDR X0, [X21, #8]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
MADD X4, X24, X20, XZR	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
MADD X10, X22, X25, XZR	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
ADD X11, X22, X22,LSL #1	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X13, X24, #2	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X15, X24, #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X14, X23, #16	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
STR X26, [SP, #48]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
ORR X8, XZR, XZR	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
STR X12, [SP, #88]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
LDR X12, [SP, #56]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	scal (50.0%)
UBFM X17, X25, #61, #60	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MADD X23, X13, X20, XZR	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
STR X14, [SP, #64]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
UBFM X14, X11, #61, #60	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MADD X27, X15, X20, XZR	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
ADD X11, X17, #24	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X13, X17, #16	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X15, X17, #8	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
UBFM X9, X22, #60, #59	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
UBFM X18, X4, #61, #60	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
UBFM X17, X10, #61, #60	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MADD X15, X22, X15, XZR	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
ADD X6, X20, X4	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
STR X6, [SP, #8]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
ADD X18, X18, X10,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MADD X11, X22, X11, XZR	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
MADD X13, X22, X13, XZR	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
ADD X10, X0, X10,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X11, X0, X11	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X13, X0, X13	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MADD X16, X12, X26, XZR	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
STP X4, X10, [SP, #32]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
UBFM X12, X26, #61, #60	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X10, X18, X16,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
UBFM X21, X16, #61, #60	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X18, X0, X15	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X20, X0, X10	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X10, X17, X16,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X3, X21, X4,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ORR X16, XZR, X27	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X15, X10, X4,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X1, X11, X3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X2, X13, X3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X3, X18, X3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
STP X27, X23, [SP, #16]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
ADD X4, X0, X15	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X15, X10, X6,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X5, X0, X15	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X15, X21, X6,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X6, X11, X15	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X7, X13, X15	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X24, X18, X15	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X15, X10, X23,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X10, X10, X27,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X25, X0, X15	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X15, X21, X23,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X27, X0, X10	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X10, X21, X16,LSL #3	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X26, X11, X15	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X28, X13, X15	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X30, X18, X15	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X15, X11, X10	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X16, X13, X10	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X17, X18, X10	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
B 430430 <_ZN16miniqmcreference19MultiBsplineEvalRef10evaluate_vIdEEvPKN11qmcplusplus14bspline_traitsIT_Lj3EE10SplineTypeES4_S4_S4_PS4_m+0x3b0>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A
LDP D9, D8, [SP, #192]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	vect (100.0%)
LDP D11, D10, [SP, #176]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	vect (100.0%)
LDP D13, D12, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	vect (100.0%)
LDP D15, D14, [SP, #144]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	vect (100.0%)
LDP X20, X19, [SP, #288]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
LDP X22, X21, [SP, #272]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	N/A
LDP X24, X23, [SP, #256]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
LDP X26, X25, [SP, #240]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
LDP X28, X27, [SP, #224]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
LDP X29, X30, [SP, #208]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
ADD SP, SP, #304	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
RET	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A

Name	Coverage (%)	Time (s)
▼void miniqmcreference::MultiBsplineEvalRef::evaluate_v(qmcplusplus::bspline_traits::SplineType const, double, double, double, double, unsigned long)–	23.34	32.28
▼Loop 870 - MultiBsplineRef.hpp:63-71 - exec–	0.00	0.01
○Loop 866 - MultiBsplineRef.hpp:68-71 - exec	5.91	8.11
▼Loop 872 - MultiBsplineRef.hpp:63-71 - exec–	0.01	0.01
○Loop 867 - MultiBsplineRef.hpp:68-71 - exec	5.86	8.05
○Loop 868 - MultiBsplineRef.hpp:68-71 - exec	5.79	7.95
○Loop 869 - MultiBsplineRef.hpp:68-71 - exec	5.77	7.93
○Loop 874 - MultiBsplineRef.hpp:68-71 - exec	0.00	0.00
○Loop 871 - MultiBsplineRef.hpp:68-71 - exec	0.00	0.00
○Loop 873 - MultiBsplineRef.hpp:68-71 - exec	0.00	0.00
○Loop 875 - MultiBsplineRef.hpp:68-71 - exec	0.00	0.00

Report Configuration

Code clean check

Workaround

Vectorization

Details

Workaround

Expensive FP math instructions/calls

FMA

Workaround

Conversion instructions

Details

Workaround

Matching between your function (in the source code) and the binary function

Arithmetic intensity

General properties

Front-end

Back-end

Cycles summary

Vectorization ratios

Cycles and memory resources usage

ASM code

Code clean check

Workaround

Vectorization

Details

Workaround

Expensive FP math instructions/calls

FMA

Workaround

Conversion instructions

Details

Workaround

Matching between your function (in the source code) and the binary function

Arithmetic intensity

General properties

Front-end

Back-end

Cycles summary

Vectorization ratios

Cycles and memory resources usage

ASM code