OV - exec - Function miniqmcreference::DiracDeterminantRef<qmcplusplus::DelayedUpdate<double, double> >::evaluateLog(qmcplusplus::ParticleSet&, qmcplusplus::ParticleAttrib<qmcplusplus::TinyVector<double, 3u>, std::allocator<qmcplusplus::TinyVector<double, 3u> > >&, qmcplusplus::ParticleAttrib<double, std::allocator<double> >&)

	Function: miniqmcreference::DiracDeterminantRef<qmcplusplus::DelayedUpdate<double, double> >::evalua ...	Module: exec	Source: DiracDeterminantRef.cpp:53-269 [...]	Coverage (incl. loops): 0.15% \| (excl. loops): 0.00%

/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/new_allocator.h: 104 - 172

--------------------------------------------------------------------------------

104:       ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }

[...]

172: 	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));

/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/basic_string.h: 809 - 3721

--------------------------------------------------------------------------------

809:       { _M_dispose(); }

[...]

3721:     { return std::move(__rhs.insert(0, __lhs)); }

/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/stl_vector.h: 993 - 1949

--------------------------------------------------------------------------------

993:       { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }

[...]

1015: 	if (__new_size > size())

1016: 	  _M_default_append(__new_size - size());

1017: 	else if (__new_size < size())

1018: 	  _M_erase_at_end(this->_M_impl._M_start + __new_size);

[...]

1262:       data() _GLIBCXX_NOEXCEPT

1263:       { return _M_data_ptr(this->_M_impl._M_start); }

[...]

1908: 	if (max_size() - size() < __n)

1909: 	  __throw_length_error(__N(__s));

[...]

1945: 	if (size_type __n = this->_M_impl._M_finish - __pos)

1946: 	  {

1947: 	    std::_Destroy(__pos, this->_M_impl._M_finish,

1948: 			  _M_get_Tp_allocator());

1949: 	    this->_M_impl._M_finish = __pos;

/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Platforms/CPU/SIMD/inner_product.hpp: 82 - 212

--------------------------------------------------------------------------------

82:   for (int i = 0; i < n; i++)

83:     res += a[i] * b[i];

[...]

155:   for (int i = 0; i < n; i++)

156:     res += a[i] * b[i];

[...]

210:   for (size_t i = 0; i < n; ++i)

211:     for (size_t j = 0; j < m; ++j)

212:       B[i * ldb + j] = A[j * lda + i];

/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/unique_ptr.h: 193 - 193

--------------------------------------------------------------------------------

193:       pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }

/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/OhmmsPETE/TinyVectorOps.h: 110 - 131

--------------------------------------------------------------------------------

110:     for (unsigned d = 0; d < D; ++d)

[...]

129:     Type_t res = lhs[0] * rhs[0];

130:     for (unsigned d = 1; d < D; ++d)

131:       res += lhs[d] * rhs[d];

/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Utilities/OpenMP.h: 38 - 38

--------------------------------------------------------------------------------

38: #pragma omp parallel

/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/OhmmsPETE/OhmmsVector.h: 56 - 249

--------------------------------------------------------------------------------

56:   explicit inline Vector(T* ref, size_t n) : nLocal(n), X(ref) {}

[...]

144:   virtual ~Vector() { free(); }

[...]

210:     if (nAllocated)

[...]

221:   inline Type_t& operator[](size_t i)

222:   {

223:     return X[i];

[...]

248:   inline pointer data() { return X; }

249:   inline const_pointer data() const { return X; }

/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/DiracDeterminantRef.cpp: 53 - 269

--------------------------------------------------------------------------------

53:   InverseTimer->start();

54:   updateEng.invert_transpose(logdetT, invMat, LogValue, PhaseValue);

55:   InverseTimer->stop();

[...]

231: typename DiracDeterminantRef<DU_TYPE>::RealType DiracDeterminantRef<DU_TYPE>::evaluateLog(

[...]

238:   if (NumPtcls == 1)

239:   {

240:     ValueType y = psiM(0, 0);

241:     GradType rv = y * dpsiM(0, 0);

242:     G[FirstIndex] += rv;

243:     L[FirstIndex] += y * d2psiM(0, 0) - dot(rv, rv);

244:   }

245:   else

246:   {

247:     for (int i = 0, iat = FirstIndex; i < NumPtcls; i++, iat++)

248:     {

249:       mGradType rv   = simd::dot(psiM[i], dpsiM[i], NumOrbitals);

250:       mValueType lap = simd::dot(psiM[i], d2psiM[i], NumOrbitals);

251:       G[iat] += rv;

252:       L[iat] += lap - dot(rv, rv);

253:     }

254:   }

255:   return LogValue;

256: }

257:

258: template<typename DU_TYPE>

259: void DiracDeterminantRef<DU_TYPE>::recompute(ParticleSet& P)

260: {

261:   SPOVGLTimer->start();

262:   Phi->evaluate_notranspose(P, FirstIndex, LastIndex, psiM_temp, dpsiM, d2psiM);

263:   SPOVGLTimer->stop();

264:   if (NumPtcls == 1)

265:   {

266:     //CurrentDet=psiM(0,0);

267:     ValueType det = psiM_temp(0, 0);

268:     psiM(0, 0)    = RealType(1) / det;

269:     LogValue      = evaluateLogAndPhase(det, PhaseValue);

/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/DiracMatrix.h: 29 - 121

--------------------------------------------------------------------------------

29:   T logdet(0);

30:   int sign_det = 1;

31:   for (size_t i = 0; i < n; i++)

32:   {

33:     sign_det *= (pivot[i] == i + 1) ? 1 : -1;

34:     sign_det *= (diag[i] > 0) ? 1 : -1;

35:     logdet += std::log(std::abs(diag[i]));

36:   }

37:   phase = (sign_det > 0) ? T(0) : M_PI;

[...]

76:     m_pivot.resize(lda);

77:     Lwork = -1;

[...]

83:     Lwork = static_cast<int>(lw);

84:     m_work.resize(Lwork);

85:     LU_diag.resize(lda);

86:   }

[...]

96:     BlasThreadingEnv knob(getNextLevelNumThreads());

97:     const int n   = invMat.rows();

98:     const int lda = invMat.cols();

99:     T_FP* invMat_ptr(nullptr);

100: #if !defined(MIXED_PRECISION)

101:     simd::transpose(amat.data(), n, amat.cols(), invMat.data(), n, invMat.cols());

[...]

108:     if (Lwork < lda)

109:       reset(invMat_ptr, lda);

110:     int status;

111:     LAPACK::getrf(n, n, invMat_ptr, lda, m_pivot.data(), status);

112:     for (int i = 0; i < n; i++)

113:       LU_diag[i] = invMat_ptr[i * lda + i];

114:     real_type_fp Phase_tmp;

115:     LogDet = computeLogDet(LU_diag.data(), n, m_pivot.data(), Phase_tmp);

116:     Phase  = Phase_tmp;

117:     LAPACK::getri(n, invMat_ptr, lda, m_pivot.data(), m_work.data(), Lwork, status);

118: #if defined(MIXED_PRECISION)

119:     invMat = psiM_fp;

120: #endif

121:   }

/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/vector.tcc: 811 - 910

--------------------------------------------------------------------------------

811: 	  size_type __navail = size_type(this->_M_impl._M_end_of_storage

812: 					 - this->_M_impl._M_finish);

813:

814: 	  if (__size > max_size() || __navail > max_size() - __size)

815: 	    __builtin_unreachable();

816:

817: 	  if (__navail >= __n)

818: 	    {

819: 	      _GLIBCXX_ASAN_ANNOTATE_GROW(__n);

820: 	      this->_M_impl._M_finish =

[...]

849: 		~_Guard()

850: 		{

851: 		  if (_M_storage)

[...]

908: 	      this->_M_impl._M_start = __new_start;

909: 	      this->_M_impl._M_finish = __new_start + __size + __n;

910: 	      this->_M_impl._M_end_of_storage = __new_start + __len;

/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/DeterminantHelper.h: 40 - 48

--------------------------------------------------------------------------------

40:   if (psi < 0.0)

41:   {

42:     phase = M_PI;

43:     return std::log(-psi);

44:   }

45:   else

46:   {

47:     phase = 0.0;

48:     return std::log(psi);

/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/PETE/OperatorTags.h: 63 - 94

--------------------------------------------------------------------------------

63:     return (a * b);

[...]

94:     (const_cast<T1&>(a) += b);

/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Platforms/CPU/SIMD/Mallocator.hpp: 50 - 79

--------------------------------------------------------------------------------

50:     std::size_t asize = n * sizeof(T);

51:     std::size_t amod  = asize % ALIGN;

52:     if (amod != 0)

53:       asize += ALIGN - amod;

[...]

61:     pt = aligned_alloc(ALIGN, asize);

[...]

68:     if (pt == nullptr)

69:       throw std::runtime_error("Allocation failed in Mallocator, requested size in bytes = " +

70:                                std::to_string(n * sizeof(T)));

[...]

76:     if (n == 0)

77:       throw std::runtime_error("Mallocator::deallocate does not accept size 0 allocations.");

78:     free(p);

79:   }

/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/stl_algobase.h: 262 - 262

--------------------------------------------------------------------------------

262:       if (__a < __b)

/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/DelayedUpdate.h: 79 - 79

--------------------------------------------------------------------------------

79:     delay_count = 0;

/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/stl_uninitialized.h: 1101 - 1102

--------------------------------------------------------------------------------

1101:       _ForwardIterator __cur = __result;

1102:       for (; __first != __last; ++__first, (void)++__cur)

/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/alloc_traits.h: 273 - 277

--------------------------------------------------------------------------------

273: 	_S_construct(_Alloc&, _Tp* __p, _Args&&... __args)

274: 	noexcept(std::is_nothrow_constructible<_Tp, _Args...>::value)

275: 	{

276: #if __cplusplus <= 201703L

277: 	  ::new((void*)__p) _Tp(std::forward<_Args>(__args)...);

/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/SPOSet.h: 106 - 111

--------------------------------------------------------------------------------

106:     for (int iat = first, i = 0; iat < last; ++iat, ++i)

107:     {

108:       ValueVector_t v(logdet[i], OrbitalSetSize);

109:       GradVector_t g(dlogdet[i], OrbitalSetSize);

110:       ValueVector_t l(d2logdet[i], OrbitalSetSize);

111:       evaluate(P, iat, v, g, l);

/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Platforms/CPU/BLAS.hpp: 790 - 827

--------------------------------------------------------------------------------

790:     dgetrf(n, m, a, n0, piv, st);

[...]

827:     dgetri(n, a, n0, piv, work, n1, status);

/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/OhmmsPETE/TinyVector.h: 62 - 62

--------------------------------------------------------------------------------

62:       X[d] = T(0);

/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/OhmmsPETE/OhmmsMatrix.h: 77 - 217

--------------------------------------------------------------------------------

77:   inline size_type rows() const { return D1; }

78:   inline size_type cols() const { return D2; }

[...]

217:   inline Type_t* operator[](size_type i) { return X.data() + i * D2; }

0x4746a0 STP	X29, X30, [SP, #688]!

0x4746a4 ADD	X29, SP, #0

0x4746a8 STP	X19, X20, [SP, #16]

0x4746ac STP	X21, X22, [SP, #32]

0x4746b0 ORR	X21, XZR, X0

0x4746b4 STP	X23, X24, [SP, #48]

0x4746b8 STP	X25, X26, [SP, #64]

0x4746bc STP	X27, X28, [SP, #80]

0x4746c0 LDR	X0, [X0, #1128]

0x4746c4 STR	X1, [SP, #128]

0x4746c8 STP	X2, X3, [SP, #144]

0x4746cc BL	4d5540

0x4746d0 LDR	X22, [X21, #1136]

0x4746d4 ADRP	X0,

0x4746d8 ADD	X4, X0, #320

0x4746dc LDR	W2, [X21, #1144]

0x4746e0 LDR	W3, [X21, #1148]

0x4746e4 LDR	X1, [X22]

0x4746e8 STR	W2, [SP, #120]

0x4746ec LDR	X8, [X1, #40]

0x4746f0 CMP	X8, X4

0x4746f4 B.NE	4753b0

0x4746f8 CMP	W2, W3

0x4746fc B.GE	4753cc

0x474700 LDR	W5, [SP, #120]

0x474704 ADD	X6, X21, #336

0x474708 ADRP	X19,

0x47470c ADRP	X20,

0x474710 ADD	X23, X21, #168

0x474714 STR	X21, [SP, #160]

0x474718 ADD	X28, X21, #144

0x47471c ADD	X27, X21, #296

0x474720 ADD	X26, X21, #272

0x474724 ADD	X25, X21, #360

0x474728 MOVZ	X24, #0

0x47472c ORR	X21, XZR, X22

0x474730 SUB	W3, W3, W5

0x474734 ADD	X19, X19, #120

0x474738 ADD	X20, X20, #2664

0x47473c ORR	X22, XZR, X6

0x474740 STR	X3, [SP, #136]

      (1366) 0x474744 LDR	X14, [X26, #8]

      (1366) 0x474748 ADD	X5, SP, #288

      (1366) 0x47474c ADD	X4, SP, #248

      (1366) 0x474750 ADD	X3, SP, #208

      (1366) 0x474754 ORR	X0, XZR, X21

      (1366) 0x474758 LDR	X9, [X22, #8]

      (1366) 0x47475c LDR	X1, [X28, #8]

      (1366) 0x474760 MADD	X15, X24, X14, XZR

      (1366) 0x474764 LDR	W7, [SP, #120]

      (1366) 0x474768 MADD	X10, X24, X9, XZR

      (1366) 0x47476c LDR	X12, [X23, #24]

      (1366) 0x474770 ADD	X16, X15, X15,LSL #1

      (1366) 0x474774 MADD	X8, X24, X1, XZR

      (1366) 0x474778 LDR	X11, [X25, #24]

      (1366) 0x47477c ADD	W2, W7, W24

      (1366) 0x474780 LDR	X17, [X27, #24]

      (1366) 0x474784 ADD	X6, X12, X8,LSL #3

      (1366) 0x474788 LDRSW	X30, [X21, #8]

      (1366) 0x47478c STR	X19, [SP, #208]

      (1366) 0x474790 ADD	X13, X11, X10,LSL #3

      (1366) 0x474794 STR	X20, [SP, #248]

      (1366) 0x474798 STR	X19, [SP, #288]

      (1366) 0x47479c ADD	X18, X17, X16,LSL #3

      (1366) 0x4747a0 LDR	X7, [X21]

      (1366) 0x4747a4 STP	X30, XZR, [SP, #216]

      (1366) 0x4747a8 LDR	X1, [SP, #128]

      (1366) 0x4747ac STR	X6, [SP, #232]

      (1366) 0x4747b0 LDR	X9, [X7, #24]

      (1366) 0x4747b4 STR	X30, [SP, #256]

      (1366) 0x4747b8 STP	XZR, X18, [SP, #264]

      (1366) 0x4747bc STP	X30, XZR, [SP, #296]

      (1366) 0x4747c0 STR	X13, [SP, #312]

      (1366) 0x4747c4 BLR	X9

      (1366) 0x4747c8 LDR	X5, [SP, #304]

      (1366) 0x4747cc STR	X19, [SP, #288]

      (1366) 0x4747d0 CBNZ	X5, 4751d4

      (1366) 0x4747d4 LDR	X3, [SP, #264]

      (1366) 0x4747d8 STR	X20, [SP, #248]

      (1366) 0x4747dc CBNZ	X3, 4751c0

      (1366) 0x4747e0 LDR	X12, [SP, #224]

      (1366) 0x4747e4 STR	X19, [SP, #208]

      (1366) 0x4747e8 CBNZ	X12, 4751a0

      (1366) 0x4747ec LDR	X11, [SP, #136]

      (1366) 0x4747f0 ADD	X24, X24, #1

      (1366) 0x4747f4 CMP	X11, X24

      (1366) 0x4747f8 B.NE	474744

  (1367) 0x4747fc LDR	X21, [SP, #160]

  (1367) 0x474800 LDR	X0, [X21, #1128]

  (1367) 0x474804 BL	4d57e0

  (1367) 0x474808 LDR	W19, [X21, #1156]

  (1367) 0x47480c CMP	W19, #1

  (1367) 0x474810 B.EQ	4752e0

  (1367) 0x474814 LDR	X0, [X21, #1104]

  (1367) 0x474818 MOVZ	W20, #1

  (1367) 0x47481c ADRP	X28,

  (1367) 0x474820 STR	D15, [SP, #96]

  (1367) 0x474824 ADD	X19, X21, #232

  (1367) 0x474828 ADD	X27, X21, #208

  (1367) 0x47482c BL	4d5540

  (1367) 0x474830 ADD	X1, SP, #288

  (1367) 0x474834 ADD	X0, X28, #2752

  (1367) 0x474838 STR	W20, [SP, #288]

  (1367) 0x47483c MOVZ	W3, #0

  (1367) 0x474840 MOVZ	W2, #0

  (1367) 0x474844 BL	404330

  (1367) 0x474848 LDR	W1, [SP, #288]

  (1367) 0x47484c ADD	X0, SP, #176

  (1367) 0x474850 BL	53fe20

  (1367) 0x474854 LDR	X25, [X19, #24]

  (1367) 0x474858 LDP	X22, X26, [X21, #208]

  (1367) 0x47485c LDR	X8, [X23, #24]

  (1367) 0x474860 STP	X25, X27, [SP, #120]

  (1367) 0x474864 SBFM	X15, X22, #0, #31

  (1367) 0x474868 STP	W22, W26, [SP, #184]

  (1367) 0x47486c LDR	X14, [X21, #152]

  (1367) 0x474870 CBZ	W22, 4749a8

  (1367) 0x474874 ADD	X4, X25, X15,LSL #3

  (1367) 0x474878 UBFM	X0, X14, #61, #60

  (1367) 0x47487c MOVZ	X9, #0

  (1367) 0x474880 UBFM	X24, X26, #61, #60

  (1367) 0x474884 UBFM	X23, X15, #61, #60

    (1380) 0x474888 SUB	X16, X23, #8

    (1380) 0x47488c SUB	X17, X4, X23

    (1380) 0x474890 UBFM	X18, X16, #3, #63

    (1380) 0x474894 ORR	X2, XZR, X8

    (1380) 0x474898 ADD	X30, X18, #1

    (1380) 0x47489c ANDS	X1, X30, #4224

    (1380) 0x4748a0 B.EQ	474930

    (1380) 0x4748a4 CMP	X1, #1

    (1380) 0x4748a8 B.EQ	47491c

    (1380) 0x4748ac CMP	X1, #2

    (1380) 0x4748b0 B.EQ	474910

    (1380) 0x4748b4 CMP	X1, #3

    (1380) 0x4748b8 B.EQ	474904

    (1380) 0x4748bc CMP	X1, #4

    (1380) 0x4748c0 B.EQ	4748f8

    (1380) 0x4748c4 CMP	X1, #5

    (1380) 0x4748c8 B.EQ	4748ec

    (1380) 0x4748cc CMP	X1, #6

    (1380) 0x4748d0 B.EQ	4748e0

    (1380) 0x4748d4 LDR	D31, [X8]

    (1380) 0x4748d8 ADD	X2, X8, X0

    (1380) 0x4748dc STR	D31, [X17], #8

    (1380) 0x4748e0 LDR	D0, [X2]

    (1380) 0x4748e4 ADD	X2, X2, X0

    (1380) 0x4748e8 STR	D0, [X17], #8

    (1380) 0x4748ec LDR	D1, [X2]

    (1380) 0x4748f0 ADD	X2, X2, X0

    (1380) 0x4748f4 STR	D1, [X17], #8

    (1380) 0x4748f8 LDR	D2, [X2]

    (1380) 0x4748fc ADD	X2, X2, X0

    (1380) 0x474900 STR	D2, [X17], #8

    (1380) 0x474904 LDR	D3, [X2]

    (1380) 0x474908 ADD	X2, X2, X0

    (1380) 0x47490c STR	D3, [X17], #8

    (1380) 0x474910 LDR	D4, [X2]

    (1380) 0x474914 ADD	X2, X2, X0

    (1380) 0x474918 STR	D4, [X17], #8

    (1380) 0x47491c LDR	D5, [X2]

    (1380) 0x474920 ADD	X2, X2, X0

    (1380) 0x474924 STR	D5, [X17], #8

    (1380) 0x474928 CMP	X17, X4

    (1380) 0x47492c B.EQ	474994

      (1379) 0x474930 ADD	X3, X2, X0,LSL #1

      (1379) 0x474934 LDR	D29, [X2]

      (1379) 0x474938 ADD	X12, X2, X0

      (1379) 0x47493c ORR	X5, XZR, X17

      (1379) 0x474940 ADD	X17, X17, #64

      (1379) 0x474944 ADD	X6, X3, X0,LSL #1

      (1379) 0x474948 LDR	D6, [X2, X0]

      (1379) 0x47494c ADD	X10, X3, X0

      (1379) 0x474950 ADD	X11, X6, X0

      (1379) 0x474954 LDR	D30, [X12, X0]

      (1379) 0x474958 ADD	X7, X6, X0,LSL #1

      (1379) 0x47495c LDR	D28, [X11, X0]

      (1379) 0x474960 ADD	X2, X7, X0,LSL #1

      (1379) 0x474964 STR	D29, [X5], #8

      (1379) 0x474968 LDR	D15, [X6, X0]

      (1379) 0x47496c STUR	D6, [X17, #456]

      (1379) 0x474970 STR	D30, [X5, #8]

      (1379) 0x474974 LDR	D7, [X7, X0]

      (1379) 0x474978 LDR	D16, [X10, X0]

      (1379) 0x47497c STP	D15, D28, [X17, #1000]

      (1379) 0x474980 LDR	D17, [X3, X0]

      (1379) 0x474984 STUR	D7, [X17, #504]

      (1379) 0x474988 STP	D17, D16, [X17, #984]

      (1379) 0x47498c CMP	X17, X4

      (1379) 0x474990 B.NE	474930

    (1380) 0x474994 ADD	X9, X9, #1

    (1380) 0x474998 ADD	X8, X8, #8

    (1380) 0x47499c ADD	X4, X4, X24

    (1380) 0x4749a0 CMP	X15, X9

    (1380) 0x4749a4 B.NE	474888

  (1367) 0x4749a8 LDR	W13, [X21, #936]

  (1367) 0x4749ac ADD	X20, X21, #888

  (1367) 0x4749b0 CMP	W26, W13

  (1367) 0x4749b4 B.GT	4751e4

  (1367) 0x4749b8 ADD	X1, SP, #184

  (1367) 0x4749bc LDR	X2, [SP, #120]

  (1367) 0x4749c0 ADD	X5, SP, #192

  (1367) 0x4749c4 ORR	X0, XZR, X1

  (1367) 0x4749c8 ADD	X3, SP, #188

  (1367) 0x4749cc LDR	X4, [X21, #912]

  (1367) 0x4749d0 BL	4041c0

  (1367) 0x4749d4 LDP	W26, W24, [SP, #184]

  (1367) 0x4749d8 LDR	X17, [X21, #1008]

  (1367) 0x4749dc CMP	W26, #0

  (1367) 0x4749e0 B.LE	4754f4

  (1367) 0x4749e4 UBFM	X30, X26, #61, #31

  (1367) 0x4749e8 SBFM	X12, X24, #0, #31

  (1367) 0x4749ec LDR	X14, [SP, #120]

  (1367) 0x4749f0 ADD	X11, X17, W26,UXTW #3

  (1367) 0x4749f4 SUB	X5, X30, #8

  (1367) 0x4749f8 ADD	X10, X12, #1

  (1367) 0x4749fc UBFM	X7, X5, #3, #63

  (1367) 0x474a00 UBFM	X13, X10, #61, #60

  (1367) 0x474a04 ADD	X6, X7, #1

  (1367) 0x474a08 ORR	X20, XZR, X17

  (1367) 0x474a0c ANDS	X9, X6, #4224

  (1367) 0x474a10 B.EQ	474aa4

  (1367) 0x474a14 CMP	X9, #1

  (1367) 0x474a18 B.EQ	474a90

  (1367) 0x474a1c CMP	X9, #2

  (1367) 0x474a20 B.EQ	474a84

  (1367) 0x474a24 CMP	X9, #3

  (1367) 0x474a28 B.EQ	474a78

  (1367) 0x474a2c CMP	X9, #4

  (1367) 0x474a30 B.EQ	474a6c

  (1367) 0x474a34 CMP	X9, #5

  (1367) 0x474a38 B.EQ	474a60

  (1367) 0x474a3c CMP	X9, #6

  (1367) 0x474a40 B.EQ	474a54

  (1367) 0x474a44 LDR	D20, [X14]

  (1367) 0x474a48 ADD	X14, X14, X13

  (1367) 0x474a4c STR	D20, [X20], #8

  (1367) 0x474a50 STR	D20, [SP, #136]

  (1367) 0x474a54 LDR	D21, [X14]

  (1367) 0x474a58 ADD	X14, X14, X13

  (1367) 0x474a5c STR	D21, [X20], #8

  (1367) 0x474a60 LDR	D22, [X14]

  (1367) 0x474a64 ADD	X14, X14, X13

  (1367) 0x474a68 STR	D22, [X20], #8

  (1367) 0x474a6c LDR	D23, [X14]

  (1367) 0x474a70 ADD	X14, X14, X13

  (1367) 0x474a74 STR	D23, [X20], #8

  (1367) 0x474a78 LDR	D24, [X14]

  (1367) 0x474a7c ADD	X14, X14, X13

  (1367) 0x474a80 STR	D24, [X20], #8

  (1367) 0x474a84 LDR	D25, [X14]

  (1367) 0x474a88 ADD	X14, X14, X13

  (1367) 0x474a8c STR	D25, [X20], #8

  (1367) 0x474a90 LDR	D26, [X14]

  (1367) 0x474a94 ADD	X14, X14, X13

  (1367) 0x474a98 STR	D26, [X20], #8

  (1367) 0x474a9c CMP	X20, X11

  (1367) 0x474aa0 B.EQ	474b10

    (1372) 0x474aa4 LDR	D27, [X14]

    (1372) 0x474aa8 ORR	X28, XZR, X20

    (1372) 0x474aac ADD	X22, X14, X13

    (1372) 0x474ab0 ADD	X4, X14, X13,LSL #1

    (1372) 0x474ab4 ADD	X20, X20, #64

    (1372) 0x474ab8 ADD	X27, X4, X13

    (1372) 0x474abc ADD	X16, X4, X13,LSL #1

    (1372) 0x474ac0 ADD	X8, X16, X13

    (1372) 0x474ac4 ADD	X18, X16, X13,LSL #1

    (1372) 0x474ac8 STR	D27, [X28], #8

    (1372) 0x474acc LDR	D31, [X14, X13]

    (1372) 0x474ad0 ADD	X14, X18, X13,LSL #1

    (1372) 0x474ad4 STUR	D31, [X20, #456]

    (1372) 0x474ad8 LDR	D0, [X22, X13]

    (1372) 0x474adc STR	D0, [X28, #8]

    (1372) 0x474ae0 LDR	D1, [X4, X13]

    (1372) 0x474ae4 STUR	D1, [X20, #472]

    (1372) 0x474ae8 LDR	D2, [X27, X13]

    (1372) 0x474aec STUR	D2, [X20, #480]

    (1372) 0x474af0 LDR	D3, [X16, X13]

    (1372) 0x474af4 STUR	D3, [X20, #488]

    (1372) 0x474af8 LDR	D4, [X8, X13]

    (1372) 0x474afc STUR	D4, [X20, #496]

    (1372) 0x474b00 LDR	D5, [X18, X13]

    (1372) 0x474b04 STUR	D5, [X20, #504]

    (1372) 0x474b08 CMP	X20, X11

    (1372) 0x474b0c B.NE	474aa4

  (1367) 0x474b10 LDR	X25, [X21, #912]

  (1367) 0x474b14 SBFM	X23, X26, #0, #31

  (1367) 0x474b18 ANDS	X1, X23, #4160

  (1367) 0x474b1c MOVI	D15, #0

  (1367) 0x474b20 SUB	X20, X17, #8

  (1367) 0x474b24 MOVZ	X27, #0

  (1367) 0x474b28 MOVZ	W22, #1

  (1367) 0x474b2c B.EQ	474ba0

  (1367) 0x474b30 CMP	X1, #1

  (1367) 0x474b34 B.EQ	474b6c

  (1367) 0x474b38 CMP	X1, #2

  (1367) 0x474b3c B.NE	4753d4

  (1367) 0x474b40 LDRSW	X3, [X25, X27,LSL #2]

  (1367) 0x474b44 ADD	X27, X27, #1

  (1367) 0x474b48 LDR	D30, [X20, X27,LSL #3]

  (1367) 0x474b4c CMP	X27, X3

  (1367) 0x474b50 CSNEG	W17, W22, W22, #0

  (1367) 0x474b54 CSNEG	W30, W22, W22, #1

  (1367) 0x474b58 FCMPE	D30, #0

  (1367) 0x474b5c FABS	D0, D30

  (1367) 0x474b60 CSEL	W22, W30, W17, #9

  (1367) 0x474b64 BL	403dd0

  (1367) 0x474b68 FADD	D15, D15, D0

  (1367) 0x474b6c LDRSW	X12, [X25, X27,LSL #2]

  (1367) 0x474b70 ADD	X27, X27, #1

  (1367) 0x474b74 LDR	D29, [X20, X27,LSL #3]

  (1367) 0x474b78 CMP	X27, X12

  (1367) 0x474b7c CSNEG	W11, W22, W22, #0

  (1367) 0x474b80 CSNEG	W5, W22, W22, #1

  (1367) 0x474b84 FCMPE	D29, #0

  (1367) 0x474b88 FABS	D0, D29

  (1367) 0x474b8c CSEL	W22, W5, W11, #9

  (1367) 0x474b90 BL	403dd0

  (1367) 0x474b94 FADD	D15, D15, D0

  (1367) 0x474b98 CMP	X27, X23

  (1367) 0x474b9c B.EQ	474c6c

  (1367) 0x474ba0 STR	X19, [SP, #160]

  (1367) 0x474ba4 ORR	X19, XZR, X20

  (1367) 0x474ba8 STR	X21, [SP, #136]

    (1364) 0x474bac ADD	X28, X27, #1

    (1364) 0x474bb0 LDRSW	X21, [X25, X27,LSL #2]

    (1364) 0x474bb4 LDR	D28, [X19, X28,LSL #3]

    (1364) 0x474bb8 CMP	X28, X21

    (1364) 0x474bbc CSNEG	W10, W22, W22, #0

    (1364) 0x474bc0 CSNEG	W7, W22, W22, #1

    (1364) 0x474bc4 ADD	X21, X28, #1

    (1364) 0x474bc8 ADD	X22, X27, #3

    (1364) 0x474bcc ADD	X27, X27, #4

    (1364) 0x474bd0 FCMPE	D28, #0

    (1364) 0x474bd4 FABS	D0, D28

    (1364) 0x474bd8 CSEL	W20, W7, W10, #9

    (1364) 0x474bdc BL	403dd0

    (1364) 0x474be0 LDR	D7, [X19, X21,LSL #3]

    (1364) 0x474be4 FADD	D15, D15, D0

    (1364) 0x474be8 LDRSW	X13, [X25, X28,LSL #2]

    (1364) 0x474bec FABS	D0, D7

    (1364) 0x474bf0 CMP	X21, X13

    (1364) 0x474bf4 CSNEG	W6, W20, W20, #0

    (1364) 0x474bf8 CSNEG	W9, W20, W20, #1

    (1364) 0x474bfc FCMPE	D7, #0

    (1364) 0x474c00 CSEL	W28, W9, W6, #9

    (1364) 0x474c04 BL	403dd0

    (1364) 0x474c08 LDR	D16, [X19, X22,LSL #3]

    (1364) 0x474c0c FADD	D15, D15, D0

    (1364) 0x474c10 LDRSW	X14, [X25, X21,LSL #2]

    (1364) 0x474c14 FABS	D0, D16

    (1364) 0x474c18 CMP	X22, X14

    (1364) 0x474c1c CSNEG	W4, W28, W28, #0

    (1364) 0x474c20 CSNEG	W8, W28, W28, #1

    (1364) 0x474c24 FCMPE	D16, #0

    (1364) 0x474c28 CSEL	W20, W8, W4, #9

    (1364) 0x474c2c BL	403dd0

    (1364) 0x474c30 LDR	D17, [X19, X27,LSL #3]

    (1364) 0x474c34 FADD	D15, D15, D0

    (1364) 0x474c38 LDRSW	X18, [X25, X22,LSL #2]

    (1364) 0x474c3c FABS	D0, D17

    (1364) 0x474c40 CMP	X27, X18

    (1364) 0x474c44 CSNEG	W1, W20, W20, #0

    (1364) 0x474c48 CSNEG	W15, W20, W20, #1

    (1364) 0x474c4c FCMPE	D17, #0

    (1364) 0x474c50 CSEL	W22, W15, W1, #9

    (1364) 0x474c54 BL	403dd0

    (1364) 0x474c58 FADD	D15, D15, D0

    (1364) 0x474c5c CMP	X27, X23

    (1364) 0x474c60 B.NE	474bac

  (1367) 0x474c64 LDR	X21, [SP, #136]

  (1367) 0x474c68 LDR	X19, [SP, #160]

  (1367) 0x474c6c ADRP	X23,

  (1367) 0x474c70 MOVI	D19, #0

  (1367) 0x474c74 CMP	W22, #0

  (1367) 0x474c78 LDR	D18, [X23, #3008]

  (1367) 0x474c7c FCSEL	D20, D18, D19, #13

  (1367) 0x474c80 LDR	X1, [SP, #120]

  (1367) 0x474c84 ADD	X6, SP, #192

  (1367) 0x474c88 ORR	X3, XZR, X25

  (1367) 0x474c8c ADD	X5, X21, #936

  (1367) 0x474c90 ADD	X2, SP, #200

  (1367) 0x474c94 STP	D15, D20, [X21, #16]

  (1367) 0x474c98 LDR	X4, [X21, #888]

  (1367) 0x474c9c ADD	X0, SP, #196

  (1367) 0x474ca0 STP	W26, W24, [SP, #196]

  (1367) 0x474ca4 BL	404480

  (1367) 0x474ca8 ADD	X0, SP, #176

  (1367) 0x474cac BL	53fe28

  (1367) 0x474cb0 LDR	X0, [X21, #1104]

  (1367) 0x474cb4 STR	WZR, [X21, #880]

  (1367) 0x474cb8 BL	4d57e0

  (1367) 0x474cbc LDR	W24, [X21, #1156]

  (1367) 0x474cc0 LDR	W16, [X21, #1144]

  (1367) 0x474cc4 CMP	W24, #1

  (1367) 0x474cc8 B.EQ	475f80

  (1367) 0x474ccc CMP	W24, #0

  (1367) 0x474cd0 B.LE	47517c

  (1367) 0x474cd4 LDR	X7, [SP, #128]

  (1367) 0x474cd8 MOVZ	W2, #24

  (1367) 0x474cdc SBFM	X18, X24, #0, #31

  (1367) 0x474ce0 PTRUE	P6.B, ALL

  (1367) 0x474ce4 MOVZ	X14, #0

  (1367) 0x474ce8 MOVZ	X10, #0

  (1367) 0x474cec LDR	X0, [SP, #144]

  (1367) 0x474cf0 MOVZ	X8, #0

  (1367) 0x474cf4 CNTD	X13, ALL

  (1367) 0x474cf8 MOVZ	W25, #64

  (1367) 0x474cfc MOVZ	W26, #96

  (1367) 0x474d00 LDR	X30, [X21, #280]

  (1367) 0x474d04 LDR	X20, [X7, #8]

  (1367) 0x474d08 LDR	X23, [X19, #24]

  (1367) 0x474d0c ADD	X6, X30, X30,LSL #1

  (1367) 0x474d10 LDR	W9, [X21, #1152]

  (1367) 0x474d14 UBFM	X19, X6, #61, #60

  (1367) 0x474d18 UBFM	X22, X20, #61, #60

  (1367) 0x474d1c LDR	X3, [X0, #24]

  (1367) 0x474d20 ORR	X5, XZR, X23

  (1367) 0x474d24 LDR	X4, [SP, #152]

  (1367) 0x474d28 AND	W27, W9, #1886

  (1367) 0x474d2c SUB	W17, W9, #1

  (1367) 0x474d30 LDR	X12, [X21, #320]

  (1367) 0x474d34 UBFM	W15, W9, #3, #31

  (1367) 0x474d38 AND	W24, W9, #1821

  (1367) 0x474d3c UBFM	W28, W9, #2, #31

  (1367) 0x474d40 AND	W11, W9, #64

  (1367) 0x474d44 SMADDL	X3, W16, W2, X3

  (1367) 0x474d48 STR	W27, [SP, #160]

  (1367) 0x474d4c LDR	X1, [X4, #24]

  (1367) 0x474d50 ADD	X16, X1, W16,SXTW #3

  (1367) 0x474d54 STR	X12, [SP, #120]

  (1367) 0x474d58 HINT	#0

  (1367) 0x474d5c HINT	#0

    (1368) 0x474d60 CMP	W9, #0

    (1368) 0x474d64 B.LE	4752a8

    (1368) 0x474d68 CMP	W17, #2

    (1368) 0x474d6c B.LS	4752d0

    (1368) 0x474d70 LDR	X27, [SP, #120]

    (1368) 0x474d74 MOVI	V6.2D, #0

    (1368) 0x474d78 ORR	X4, XZR, X5

    (1368) 0x474d7c ORR	V17.16B, V6.16B, V6.16B

    (1368) 0x474d80 ORR	V7.16B, V6.16B, V6.16B

    (1368) 0x474d84 UMADDL	X7, W28, W26, X27

    (1368) 0x474d88 ORR	V25.16B, V6.16B, V6.16B

    (1368) 0x474d8c ORR	V26.16B, V6.16B, V6.16B

    (1368) 0x474d90 ORR	X1, XZR, X27

    (1368) 0x474d94 ORR	V5.16B, V6.16B, V6.16B

    (1368) 0x474d98 SUB	X6, X7, X27

    (1368) 0x474d9c TBZ	W6, #5, 474de0

    (1368) 0x474da0 ADD	X2, X27, #16

    (1368) 0x474da4 ADD	X0, X27, #48

    (1368) 0x474da8 LDP	Q4, Q3, [X5]

    (1368) 0x474dac ADD	X4, X5, #32

    (1368) 0x474db0 LDP	Q31, Q1, [X2]

    (1368) 0x474db4 LDP	Q0, Q2, [X0]

    (1368) 0x474db8 LDR	Q29, [X27, #80]

    (1368) 0x474dbc LDR	Q30, [X1], #96

    (1368) 0x474dc0 FMLA	V26.2D, V31.2D, V4.2D

    (1368) 0x474dc4 FMLA	V25.2D, V1.2D, V4.D[1]

    (1368) 0x474dc8 FMLA	V7.2D, V0.2D, V3.D[0]

    (1368) 0x474dcc FMLA	V17.2D, V2.2D, V3.2D

    (1368) 0x474dd0 FMLA	V5.2D, V30.2D, V4.D[0]

    (1368) 0x474dd4 FMLA	V6.2D, V29.2D, V3.D[1]

    (1368) 0x474dd8 CMP	X7, X1

    (1368) 0x474ddc B.EQ	474e48

      (1371) 0x474de0 ORR	X27, XZR, X1

      (1371) 0x474de4 LDP	Q28, Q15, [X4]

      (1371) 0x474de8 LDR	Q23, [X27], #96

      (1371) 0x474dec LDP	Q18, Q19, [X1, #16]

      (1371) 0x474df0 LDP	Q20, Q24, [X1, #48]

      (1371) 0x474df4 LDP	Q16, Q4, [X1, #80]

      (1371) 0x474df8 ADD	X1, X1, #192

      (1371) 0x474dfc FMLA	V5.2D, V23.2D, V28.D[0]

      (1371) 0x474e00 LDP	Q1, Q0, [X4, #32]

      (1371) 0x474e04 ADD	X4, X4, #64

      (1371) 0x474e08 LDP	Q22, Q21, [X27, #48]

      (1371) 0x474e0c FMLA	V26.2D, V18.2D, V28.2D

      (1371) 0x474e10 LDP	Q3, Q27, [X27, #16]

      (1371) 0x474e14 LDR	Q31, [X27, #80]

      (1371) 0x474e18 FMLA	V25.2D, V19.2D, V28.D[1]

      (1371) 0x474e1c FMLA	V17.2D, V24.2D, V15.2D

      (1371) 0x474e20 FMLA	V7.2D, V20.2D, V15.D[0]

      (1371) 0x474e24 FMLA	V6.2D, V16.2D, V15.D[1]

      (1371) 0x474e28 FMLA	V7.2D, V22.2D, V0.D[0]

      (1371) 0x474e2c FMLA	V26.2D, V3.2D, V1.2D

      (1371) 0x474e30 FMLA	V25.2D, V27.2D, V1.D[1]

      (1371) 0x474e34 FMLA	V5.2D, V4.2D, V1.D[0]

      (1371) 0x474e38 FMLA	V17.2D, V21.2D, V0.2D

      (1371) 0x474e3c FMLA	V6.2D, V31.2D, V0.D[1]

      (1371) 0x474e40 CMP	X7, X1

      (1371) 0x474e44 B.NE	474de0

    (1368) 0x474e48 EXT	V2.16B, V17.16B, V6.16B, #8

    (1368) 0x474e4c EXT	V30.16B, V26.16B, V25.16B, #8

    (1368) 0x474e50 MOV	D6, V6.D[1]

    (1368) 0x474e54 MOV	D25, V25.D[1]

    (1368) 0x474e58 FADD	V5.2D, V5.2D, V7.2D

    (1368) 0x474e5c FADD	D26, D17, D26

    (1368) 0x474e60 FADD	V7.2D, V2.2D, V30.2D

    (1368) 0x474e64 FADD	D17, D6, D25

    (1368) 0x474e68 FADD	V24.2D, V7.2D, V5.2D

    (1368) 0x474e6c FADD	D16, D26, D17

    (1368) 0x474e70 CBZ	W11, 474f08

    (1368) 0x474e74 LDR	W0, [SP, #160]

    (1368) 0x474e78 ADD	X7, X10, W0,SXTW

    (1368) 0x474e7c ADD	X1, X7, X7,LSL #1

    (1368) 0x474e80 ORR	W6, WZR, W0

    (1368) 0x474e84 UBFM	X4, X6, #61, #60

    (1368) 0x474e88 ADD	W7, W0, #1

    (1368) 0x474e8c ADD	X27, X12, X1,LSL #3

    (1368) 0x474e90 UBFM	X2, X1, #61, #60

    (1368) 0x474e94 LDR	D15, [X5, X4]

    (1368) 0x474e98 LDR	Q29, [X12, X2]

    (1368) 0x474e9c LDR	D28, [X27, #16]

    (1368) 0x474ea0 FMLA	V24.2D, V29.2D, V15.D[0]

    (1368) 0x474ea4 FMADD	D16, D15, D28, D16

    (1368) 0x474ea8 CMP	W9, W7

    (1368) 0x474eac B.LE	474f08

    (1368) 0x474eb0 ADD	X1, X10, W7,SXTW

    (1368) 0x474eb4 ADD	X27, X1, X1,LSL #1

    (1368) 0x474eb8 ADD	X4, X5, X4

    (1368) 0x474ebc ADD	W0, W0, #2

    (1368) 0x474ec0 ADD	X6, X12, X27,LSL #3

    (1368) 0x474ec4 UBFM	X2, X27, #61, #60

    (1368) 0x474ec8 LDR	D19, [X4, #8]

    (1368) 0x474ecc LDR	Q18, [X12, X2]

    (1368) 0x474ed0 LDR	D20, [X6, #16]

    (1368) 0x474ed4 FMLA	V24.2D, V18.2D, V19.D[0]

    (1368) 0x474ed8 FMADD	D16, D19, D20, D16

    (1368) 0x474edc CMP	W9, W0

    (1368) 0x474ee0 B.LE	474f08

    (1368) 0x474ee4 ADD	X7, X10, W0,SXTW

    (1368) 0x474ee8 ADD	X1, X7, X7,LSL #1

    (1368) 0x474eec LDR	D21, [X4, #16]

    (1368) 0x474ef0 ADD	X27, X12, X1,LSL #3

    (1368) 0x474ef4 UBFM	X0, X1, #61, #60

    (1368) 0x474ef8 LDR	Q23, [X12, X0]

    (1368) 0x474efc LDR	D22, [X27, #16]

    (1368) 0x474f00 FMLA	V24.2D, V23.2D, V21.D[0]

    (1368) 0x474f04 FMADD	D16, D22, D21, D16

    (1368) 0x474f08 LDR	X6, [X21, #344]

    (1368) 0x474f0c MOV	D31, V24.D[1]

    (1368) 0x474f10 FMOV	D5, D24

    (1368) 0x474f14 LDR	X4, [X21, #384]

    (1368) 0x474f18 MADD	X6, X8, X6, XZR

    (1368) 0x474f1c CMP	W17, #6

    (1368) 0x474f20 B.LS	4752c4

    (1368) 0x474f24 ADD	X1, X4, X6,LSL #3

    (1368) 0x474f28 MOVI	V30.2D, #0

    (1368) 0x474f2c UBFM	X0, X6, #61, #60

    (1368) 0x474f30 ORR	X2, XZR, X5

    (1368) 0x474f34 UMADDL	X27, W15, W25, X1

    (1368) 0x474f38 ORR	V26.16B, V30.16B, V30.16B

    (1368) 0x474f3c ORR	V25.16B, V30.16B, V30.16B

    (1368) 0x474f40 ORR	V6.16B, V30.16B, V30.16B

    (1368) 0x474f44 SUB	X7, X27, X1

    (1368) 0x474f48 SUB	X7, X7, #64

    (1368) 0x474f4c UBFM	X7, X7, #6, #63

    (1368) 0x474f50 ADD	X7, X7, #1

    (1368) 0x474f54 ANDS	X7, X7, #4160

    (1368) 0x474f58 B.EQ	474fe8

    (1368) 0x474f5c CMP	X7, #1

    (1368) 0x474f60 B.EQ	474fbc

    (1368) 0x474f64 CMP	X7, #2

    (1368) 0x474f68 B.EQ	474f98

    (1368) 0x474f6c LDP	Q4, Q3, [X1, #16]

    (1368) 0x474f70 ADD	X1, X1, #64

    (1368) 0x474f74 LDP	Q1, Q2, [X5, #16]

    (1368) 0x474f78 LDUR	Q7, [X1, #496]

    (1368) 0x474f7c LDR	Q27, [X4, X0]

    (1368) 0x474f80 LDR	Q17, [X5, #48]

    (1368) 0x474f84 LDR	Q0, [X2], #64

    (1368) 0x474f88 FMLA	V25.2D, V4.2D, V1.2D

    (1368) 0x474f8c FMLA	V26.2D, V3.2D, V2.2D

    (1368) 0x474f90 FMLA	V6.2D, V27.2D, V0.2D

    (1368) 0x474f94 FMLA	V30.2D, V7.2D, V17.2D

    (1368) 0x474f98 LDP	Q15, Q18, [X1, #16]

    (1368) 0x474f9c LDP	Q28, Q19, [X2, #32]

    (1368) 0x474fa0 LDP	Q20, Q29, [X2], #64

    (1368) 0x474fa4 LDR	Q23, [X1, #48]

    (1368) 0x474fa8 LDR	Q22, [X1], #64

    (1368) 0x474fac FMLA	V26.2D, V18.2D, V28.2D

    (1368) 0x474fb0 FMLA	V25.2D, V15.2D, V29.2D

    (1368) 0x474fb4 FMLA	V30.2D, V23.2D, V19.2D

    (1368) 0x474fb8 FMLA	V6.2D, V22.2D, V20.2D

    (1368) 0x474fbc LDP	Q21, Q1, [X1, #16]

    (1368) 0x474fc0 LDP	Q2, Q27, [X2, #32]

    (1368) 0x474fc4 LDP	Q4, Q3, [X2], #64

    (1368) 0x474fc8 LDR	Q0, [X1, #48]

    (1368) 0x474fcc LDR	Q7, [X1], #64

    (1368) 0x474fd0 FMLA	V26.2D, V1.2D, V2.2D

    (1368) 0x474fd4 FMLA	V25.2D, V21.2D, V3.2D

    (1368) 0x474fd8 FMLA	V30.2D, V0.2D, V27.2D

    (1368) 0x474fdc FMLA	V6.2D, V7.2D, V4.2D

    (1368) 0x474fe0 CMP	X1, X27

    (1368) 0x474fe4 B.EQ	4750b8

    (1368) 0x474fe8 STR	W9, [SP, #128]

    (1368) 0x474fec STP	X10, X8, [SP, #136]

    (1368) 0x474ff0 STR	X4, [SP, #152]

      (1370) 0x474ff4 ORR	X4, XZR, X1

      (1370) 0x474ff8 ORR	X0, XZR, X2

      (1370) 0x474ffc LDP	Q17, Q15, [X2, #16]

      (1370) 0x475000 ADD	X7, X1, #192

      (1370) 0x475004 ADD	X8, X2, #192

      (1370) 0x475008 LDR	Q19, [X4], #64

      (1370) 0x47500c LDR	Q20, [X0], #64

      (1370) 0x475010 LDP	Q18, Q28, [X1, #16]

      (1370) 0x475014 LDP	Q22, Q21, [X4, #16]

      (1370) 0x475018 ADD	X9, X4, #64

      (1370) 0x47501c LDP	Q29, Q23, [X0, #16]

      (1370) 0x475020 ADD	X10, X0, #64

      (1370) 0x475024 FMLA	V6.2D, V19.2D, V20.2D

      (1370) 0x475028 LDP	Q1, Q2, [X10, #16]

      (1370) 0x47502c LDP	Q27, Q4, [X9, #16]

      (1370) 0x475030 FMLA	V25.2D, V18.2D, V17.2D

      (1370) 0x475034 LDP	Q0, Q7, [X8, #16]

      (1370) 0x475038 FMLA	V26.2D, V28.2D, V15.2D

      (1370) 0x47503c LDP	Q15, Q18, [X1, #48]

      (1370) 0x475040 ADD	X1, X1, #256

      (1370) 0x475044 LDP	Q28, Q19, [X2, #48]

      (1370) 0x475048 ADD	X2, X2, #256

      (1370) 0x47504c FMLA	V25.2D, V22.2D, V29.2D

      (1370) 0x475050 LDP	Q20, Q29, [X0, #48]

      (1370) 0x475054 FMLA	V26.2D, V21.2D, V23.2D

      (1370) 0x475058 LDUR	Q21, [X1, #448]

      (1370) 0x47505c LDP	Q23, Q22, [X4, #48]

      (1370) 0x475060 FMLA	V25.2D, V27.2D, V1.2D

      (1370) 0x475064 LDP	Q17, Q3, [X7, #16]

      (1370) 0x475068 FMLA	V30.2D, V15.2D, V28.2D

      (1370) 0x47506c LDR	Q27, [X10, #48]

      (1370) 0x475070 LDUR	Q1, [X2, #448]

      (1370) 0x475074 FMLA	V26.2D, V4.2D, V2.2D

      (1370) 0x475078 LDR	Q2, [X9, #48]

      (1370) 0x47507c FMLA	V6.2D, V18.2D, V19.2D

      (1370) 0x475080 LDR	Q4, [X7, #48]

      (1370) 0x475084 FMLA	V30.2D, V23.2D, V20.2D

      (1370) 0x475088 FMLA	V25.2D, V17.2D, V0.2D

      (1370) 0x47508c LDR	Q0, [X8, #48]

      (1370) 0x475090 FMLA	V6.2D, V22.2D, V29.2D

      (1370) 0x475094 FMLA	V30.2D, V2.2D, V27.2D

      (1370) 0x475098 FMLA	V26.2D, V3.2D, V7.2D

      (1370) 0x47509c FMLA	V6.2D, V21.2D, V1.2D

      (1370) 0x4750a0 FMLA	V30.2D, V4.2D, V0.2D

      (1370) 0x4750a4 CMP	X1, X27

      (1370) 0x4750a8 B.NE	474ff4

    (1368) 0x4750ac LDR	X4, [SP, #152]

    (1368) 0x4750b0 LDP	X10, X8, [SP, #136]

    (1368) 0x4750b4 LDR	W9, [SP, #128]

    (1368) 0x4750b8 FADD	V6.2D, V25.2D, V6.2D

    (1368) 0x4750bc ORR	W2, WZR, W24

    (1368) 0x4750c0 FADD	V30.2D, V30.2D, V26.2D

    (1368) 0x4750c4 FADD	V25.2D, V6.2D, V30.2D

    (1368) 0x4750c8 FADDP	D27, V25.2D

    (1368) 0x4750cc CMP	W9, W24

    (1368) 0x4750d0 B.EQ	475118

    (1368) 0x4750d4 ORR	W27, WZR, W2

    (1368) 0x4750d8 MOVZ	X1, #0

    (1368) 0x4750dc DUP	Z26.D, #0

    (1368) 0x4750e0 ADD	X6, X27, X6

    (1368) 0x4750e4 ADD	X0, X14, X27

    (1368) 0x4750e8 ADD	X7, X4, X6,LSL #3

    (1368) 0x4750ec SUB	W2, W9, W2

    (1368) 0x4750f0 WHILELO	P5.D, WZR, W2

    (1368) 0x4750f4 ADD	X4, X23, X0,LSL #3

      (1369) 0x4750f8 LD1D	{Z7.D}, P5/Z, [X4, X1,LSL #3]

      (1369) 0x4750fc LD1D	{Z17.D}, P5/Z, [X7, X1,LSL #3]

      (1369) 0x475100 ADD	X1, X1, X13

      (1369) 0x475104 FMLA	Z26.D, P5/M, Z17.D, Z7.D

      (1369) 0x475108 WHILELO	P5.D, W1, W2

      (1369) 0x47510c B.NE	4750f8

    (1368) 0x475110 FADDV	D3, P6, Z26.D

    (1368) 0x475114 FADD	D27, D27, D3

    (1368) 0x475118 FMUL	D22, D31, D31

    (1368) 0x47511c FMUL	D23, D5, D5

    (1368) 0x475120 FMUL	D21, D16, D16

    (1368) 0x475124 LDR	Q5, [X3]

    (1368) 0x475128 FADD	D31, D22, D23

    (1368) 0x47512c ADD	X5, X5, X22

    (1368) 0x475130 ADD	X10, X10, X30

    (1368) 0x475134 ADD	X14, X14, X20

    (1368) 0x475138 ADD	X3, X3, #24

    (1368) 0x47513c LDUR	D15, [X3, #504]

    (1368) 0x475140 LDR	X27, [SP, #120]

    (1368) 0x475144 FADD	V24.2D, V5.2D, V24.2D

    (1368) 0x475148 FADD	D16, D15, D16

    (1368) 0x47514c ADD	X2, X27, X19

    (1368) 0x475150 STR	X2, [SP, #120]

    (1368) 0x475154 STUR	Q24, [X3, #488]

    (1368) 0x475158 STUR	D16, [X3, #504]

    (1368) 0x47515c LDR	D18, [X16, X8,LSL #3]

    (1368) 0x475160 FADD	D28, D27, D18

    (1368) 0x475164 FSUB	D19, D28, S21

    (1368) 0x475168 FSUB	D20, D19, S31

    (1368) 0x47516c STR	D20, [X16, X8,LSL #3]

    (1368) 0x475170 ADD	X8, X8, #1

    (1368) 0x475174 CMP	X8, X18

    (1368) 0x475178 B.NE	474d60

  (1367) 0x47517c LDR	D0, [X21, #16]

  (1367) 0x475180 LDP	X19, X20, [SP, #16]

  (1367) 0x475184 LDP	X23, X24, [SP, #48]

  (1367) 0x475188 LDP	X25, X26, [SP, #64]

  (1367) 0x47518c LDP	X27, X28, [SP, #80]

  (1367) 0x475190 LDP	X21, X22, [SP, #32]

  (1367) 0x475194 LDR	D15, [SP, #96]

  (1367) 0x475198 LDP	X29, X30, [SP], #336

  (1367) 0x47519c RET

    (1365) 0x4751a0 LDR	X0, [SP, #232]

    (1365) 0x4751a4 UBFM	X1, X12, #61, #60

    (1365) 0x4751a8 ADD	X24, X24, #1

    (1365) 0x4751ac BL	403da0

    (1365) 0x4751b0 LDR	X13, [SP, #136]

    (1365) 0x4751b4 CMP	X13, X24

    (1365) 0x4751b8 B.NE	474744

  (1367) 0x4751bc B	4747fc

      (1366) 0x4751c0 ADD	X10, X3, X3,LSL #1

      (1366) 0x4751c4 LDR	X0, [SP, #272]

      (1366) 0x4751c8 UBFM	X1, X10, #61, #60

      (1366) 0x4751cc BL	403da0

      (1366) 0x4751d0 B	4747e0

      (1366) 0x4751d4 LDR	X0, [SP, #312]

      (1366) 0x4751d8 UBFM	X1, X5, #61, #60

      (1366) 0x4751dc BL	403da0

      (1366) 0x4751e0 B	4747d4

  (1367) 0x4751e4 LDR	X27, [X21, #912]

  (1367) 0x4751e8 SBFM	X22, X26, #0, #31

  (1367) 0x4751ec ADD	X24, X21, #912

  (1367) 0x4751f0 LDR	X25, [X24, #8]

  (1367) 0x4751f4 SUB	X28, X25, X27

  (1367) 0x4751f8 SBFM	X14, X28, #2, #63

  (1367) 0x4751fc CMP	X22, X14

  (1367) 0x475200 B.HI	4754b0

  (1367) 0x475204 B.CC	475404

  (1367) 0x475208 MOVN	W30, #0

  (1367) 0x47520c LDR	X1, [SP, #120]

  (1367) 0x475210 ORR	X3, XZR, X27

  (1367) 0x475214 ADD	X0, SP, #248

  (1367) 0x475218 ADD	X6, SP, #204

  (1367) 0x47521c STR	W26, [SP, #248]

  (1367) 0x475220 ADD	X5, X21, #936

  (1367) 0x475224 ADD	X4, SP, #208

  (1367) 0x475228 STR	W30, [X20, #48]

  (1367) 0x47522c ADD	X2, SP, #288

  (1367) 0x475230 STR	W26, [SP, #288]

  (1367) 0x475234 BL	404480

  (1367) 0x475238 LDR	D25, [SP, #208]

  (1367) 0x47523c LDR	X28, [X20, #8]

  (1367) 0x475240 LDR	X25, [X21, #888]

  (1367) 0x475244 FCVTZS	W12, D25

  (1367) 0x475248 SUB	X24, X28, X25

  (1367) 0x47524c SBFM	X0, X24, #3, #63

  (1367) 0x475250 SBFM	X27, X12, #0, #31

  (1367) 0x475254 STR	W12, [X20, #48]

  (1367) 0x475258 CMP	X27, X0

  (1367) 0x47525c B.HI	47546c

  (1367) 0x475260 B.CS	475274

  (1367) 0x475264 ADD	X5, X25, X27,LSL #3

  (1367) 0x475268 CMP	X28, X5

  (1367) 0x47526c B.EQ	475274

  (1367) 0x475270 STR	X5, [X20, #8]

  (1367) 0x475274 LDR	X26, [X21, #1008]

  (1367) 0x475278 ADD	X24, X21, #1008

  (1367) 0x47527c LDR	X28, [X24, #8]

  (1367) 0x475280 SUB	X20, X28, X26

  (1367) 0x475284 SBFM	X8, X20, #3, #63

  (1367) 0x475288 CMP	X22, X8

  (1367) 0x47528c B.HI	475430

  (1367) 0x475290 B.CS	4749b8

  (1367) 0x475294 ADD	X14, X26, X22,LSL #3

  (1367) 0x475298 CMP	X28, X14

  (1367) 0x47529c B.EQ	4749b8

  (1367) 0x4752a0 STR	X14, [X24, #8]

  (1367) 0x4752a4 B	4749b8

    (1368) 0x4752a8 MOVI	V24.2D, #0

    (1368) 0x4752ac FMOV	D23, D24

    (1368) 0x4752b0 FMOV	D22, D24

    (1368) 0x4752b4 FMOV	D21, D24

    (1368) 0x4752b8 FMOV	D16, D24

    (1368) 0x4752bc FMOV	D27, D24

    (1368) 0x4752c0 B	475124

    (1368) 0x4752c4 MOVI	D27, #0

    (1368) 0x4752c8 MOVZ	W2, #0

    (1368) 0x4752cc B	4750d4

    (1368) 0x4752d0 MOVI	V24.2D, #0

    (1368) 0x4752d4 MOVZ	W0, #0

    (1368) 0x4752d8 FMOV	D16, D24

    (1368) 0x4752dc B	474e78

(1363) 0x4752e0 LDR	X18, [X23, #24]

(1363) 0x4752e4 FMOV	D29, #1.0000000

(1363) 0x4752e8 LDR	X25, [X21, #256]

(1363) 0x4752ec LDR	D0, [X18]

(1363) 0x4752f0 FDIV	D23, D29, D0

(1363) 0x4752f4 FCMPE	D0, #0

(1363) 0x4752f8 STR	D23, [X25]

(1363) 0x4752fc B.MI	475418

(1363) 0x475300 BL	403dd0

(1363) 0x475304 MOVI	D22, #0

(1363) 0x475308 FMOV	D21, D0

(1363) 0x47530c LDR	W16, [X21, #1144]

(1363) 0x475310 STP	D21, D22, [X21, #16]

(1363) 0x475314 LDR	X28, [X21, #320]

(1363) 0x475318 MOVZ	W26, #24

(1363) 0x47531c SBFM	X17, X16, #61, #31

(1363) 0x475320 LDP	X11, X23, [SP, #144]

(1363) 0x475324 SMADDL	X24, W16, W26, XZR

(1363) 0x475328 LDR	D4, [X25]

(1363) 0x47532c LDP	D1, D2, [X28]

(1363) 0x475330 LDR	X30, [X11, #24]

(1363) 0x475334 LDR	D6, [X28, #16]

(1363) 0x475338 FMUL	D0, D4, D2

(1363) 0x47533c FMUL	D27, D4, D1

(1363) 0x475340 LDR	X20, [X23, #24]

(1363) 0x475344 ADD	X12, X30, X24

(1363) 0x475348 LDR	X15, [X21, #384]

(1363) 0x47534c FMUL	D30, D4, D6

(1363) 0x475350 STP	D27, D0, [SP, #288]

(1363) 0x475354 FMUL	D25, D0, D0

(1363) 0x475358 LDR	Q26, [X30, X24]

(1363) 0x47535c LDR	Q17, [SP, #288]

(1363) 0x475360 FMADD	D7, D27, D27, D25

(1363) 0x475364 FADD	V3.2D, V26.2D, V17.2D

(1363) 0x475368 STR	Q3, [X30, X24]

(1363) 0x47536c LDR	D31, [X12, #16]

(1363) 0x475370 FADD	D5, D31, D30

(1363) 0x475374 STR	D5, [X12, #16]

(1363) 0x475378 LDR	D24, [X20, X17]

(1363) 0x47537c LDR	D16, [X15]

(1363) 0x475380 FMADD	D18, D4, D16, D24

(1363) 0x475384 FMSUB	D28, D30, D30, D18

(1363) 0x475388 FSUB	D19, D28, S7

(1363) 0x47538c STR	D19, [X20, X17]

(1363) 0x475390 LDR	D0, [X21, #16]

(1363) 0x475394 LDP	X19, X20, [SP, #16]

(1363) 0x475398 LDP	X23, X24, [SP, #48]

(1363) 0x47539c LDP	X25, X26, [SP, #64]

(1363) 0x4753a0 LDP	X27, X28, [SP, #80]

(1363) 0x4753a4 LDP	X21, X22, [SP, #32]

(1363) 0x4753a8 LDP	X29, X30, [SP], #336

(1363) 0x4753ac RET

(1363) 0x4753b0 LDR	X1, [SP, #128]

(1363) 0x4753b4 ORR	X0, XZR, X22

(1363) 0x4753b8 ADD	X6, X21, #336

(1363) 0x4753bc ADD	X5, X21, #272

(1363) 0x4753c0 ADD	X4, X21, #144

(1363) 0x4753c4 LDR	W2, [SP, #120]

(1363) 0x4753c8 BLR	X8

(1363) 0x4753cc ADD	X23, X21, #168

(1363) 0x4753d0 B	474800

  (1367) 0x4753d4 MOVZ	X27, #1

  (1367) 0x4753d8 LDRSW	X0, [X25]

  (1367) 0x4753dc MOVN	W15, #0

  (1367) 0x4753e0 LDR	D6, [X20, X27,LSL #3]

  (1367) 0x4753e4 CMP	X27, X0

  (1367) 0x4753e8 CSINC	W2, W15, WZR, #1

  (1367) 0x4753ec FCMPE	D6, #0

  (1367) 0x4753f0 FABS	D0, D6

  (1367) 0x4753f4 CSNEG	W22, W2, W2, #8

  (1367) 0x4753f8 BL	403dd0

  (1367) 0x4753fc FMOV	D15, D0

  (1367) 0x475400 B	474b40

  (1367) 0x475404 ADD	X16, X27, X22,LSL #2

  (1367) 0x475408 CMP	X25, X16

  (1367) 0x47540c B.EQ	475208

  (1367) 0x475410 STR	X16, [X24, #8]

  (1367) 0x475414 B	475208

(1363) 0x475418 FNEG	D0, D0

(1363) 0x47541c BL	403dd0

(1363) 0x475420 ADRP	X13,

(1363) 0x475424 FMOV	D21, D0

(1363) 0x475428 LDR	D22, [X13, #3008]

(1363) 0x47542c B	47530c

  (1367) 0x475430 LDR	X16, [X24, #16]

  (1367) 0x475434 SUB	X25, X22, X8

  (1367) 0x475438 SUB	X18, X16, X28

  (1367) 0x47543c STR	X16, [SP, #136]

  (1367) 0x475440 CMP	X25, X18,ASR #3

  (1367) 0x475444 B.HI	475508

  (1367) 0x475448 UBFM	X2, X25, #61, #60

  (1367) 0x47544c MOVZ	W1, #0

  (1367) 0x475450 ORR	X0, XZR, X28

  (1367) 0x475454 BL	403ea0

  (1367) 0x475458 SUB	X15, X25, #1

  (1367) 0x47545c ADD	X2, X28, #8

  (1367) 0x475460 ADD	X3, X2, W15,UXTW #3

  (1367) 0x475464 STR	X3, [X24, #8]

  (1367) 0x475468 B	4749b8

  (1367) 0x47546c LDR	X11, [X20, #16]

  (1367) 0x475470 SUB	X10, X27, X0

  (1367) 0x475474 SUB	X7, X11, X28

  (1367) 0x475478 STR	X11, [SP, #136]

  (1367) 0x47547c CMP	X10, X7,ASR #3

  (1367) 0x475480 B.HI	475a04

  (1367) 0x475484 UBFM	X2, X10, #61, #60

  (1367) 0x475488 MOVZ	W1, #0

  (1367) 0x47548c STR	X10, [SP, #136]

  (1367) 0x475490 ORR	X0, XZR, X28

  (1367) 0x475494 ADD	X24, X28, #8

  (1367) 0x475498 BL	403ea0

  (1367) 0x47549c LDR	X13, [SP, #136]

  (1367) 0x4754a0 SUB	X9, X13, #1

  (1367) 0x4754a4 ADD	X4, X24, W9,UXTW #3

  (1367) 0x4754a8 STR	X4, [X20, #8]

  (1367) 0x4754ac B	475274

  (1367) 0x4754b0 LDR	X18, [X24, #16]

  (1367) 0x4754b4 SUB	X17, X22, X14

  (1367) 0x4754b8 SUB	X30, X18, X25

  (1367) 0x4754bc STR	X18, [SP, #136]

  (1367) 0x4754c0 CMP	X17, X30,ASR #2

  (1367) 0x4754c4 B.HI	475774

  (1367) 0x4754c8 UBFM	X2, X17, #62, #61

  (1367) 0x4754cc MOVZ	W1, #0

  (1367) 0x4754d0 STR	X17, [SP, #136]

  (1367) 0x4754d4 ORR	X0, XZR, X25

  (1367) 0x4754d8 BL	403ea0

  (1367) 0x4754dc LDR	X2, [SP, #136]

  (1367) 0x4754e0 ADD	X1, X25, #4

  (1367) 0x4754e4 SUB	X15, X2, #1

  (1367) 0x4754e8 ADD	X3, X1, W15,UXTW #2

  (1367) 0x4754ec STR	X3, [X24, #8]

  (1367) 0x4754f0 B	475208

  (1367) 0x4754f4 LDR	X25, [X21, #912]

  (1367) 0x4754f8 B.NE	475f8c

  (1367) 0x4754fc MOVI	D15, #0

  (1367) 0x475500 FMOV	D20, D15

  (1367) 0x475504 B	474c80

  (1367) 0x475508 MOVN	X17, #61440

  (1367) 0x47550c SUB	X1, X17, X8

  (1367) 0x475510 CMP	X25, X1

  (1367) 0x475514 B.HI	47621c

  (1367) 0x475518 CMP	X8, X25

  (1367) 0x47551c CSEL	X15, X8, X25, #2

  (1367) 0x475520 ADD	W2, W15, W8

  (1367) 0x475524 UBFM	X23, X2, #61, #60

  (1367) 0x475528 UBFM	X30, X2, #61, #1

  (1367) 0x47552c ADD	X3, X23, #32

  (1367) 0x475530 CMP	X30, #0

  (1367) 0x475534 SUB	X12, X3, X30

  (1367) 0x475538 MOVZ	X0, #32

  (1367) 0x47553c CSEL	X1, X12, X23, #1

  (1367) 0x475540 BL	403e60

  (1367) 0x475544 ORR	X27, XZR, X0

  (1367) 0x475548 CBZ	X0, 4760c4

  (1367) 0x47554c UBFM	X2, X25, #61, #60

  (1367) 0x475550 MOVZ	W1, #0

  (1367) 0x475554 ADD	X0, X0, X20

  (1367) 0x475558 BL	403ea0

  (1367) 0x47555c CMP	X28, X26

  (1367) 0x475560 B.EQ	47575c

  (1367) 0x475564 CMP	X20, #8

  (1367) 0x475568 B.EQ	475cb0

  (1367) 0x47556c ADD	X5, X26, #8

  (1367) 0x475570 SUB	X10, X27, X5

  (1367) 0x475574 CMP	X10, #16

  (1367) 0x475578 B.LS	475cb0

  (1367) 0x47557c SUB	X11, X20, #8

  (1367) 0x475580 UBFM	X7, X11, #3, #63

  (1367) 0x475584 ADD	X13, X7, #1

  (1367) 0x475588 CMP	X11, #16

  (1367) 0x47558c B.LS	475ca8

  (1367) 0x475590 UBFM	X9, X13, #2, #63

  (1367) 0x475594 MOVZ	X0, #0

  (1367) 0x475598 UBFM	X28, X9, #59, #58

  (1367) 0x47559c ADD	X4, X26, #16

  (1367) 0x4755a0 SUB	X8, X28, #32

  (1367) 0x4755a4 ADD	X20, X27, #16

  (1367) 0x4755a8 UBFM	X14, X8, #5, #63

  (1367) 0x4755ac ADD	X25, X14, #1

  (1367) 0x4755b0 ANDS	X16, X25, #4224

  (1367) 0x4755b4 B.EQ	47567c

  (1367) 0x4755b8 CMP	X16, #1

  (1367) 0x4755bc B.EQ	475660

  (1367) 0x4755c0 CMP	X16, #2

  (1367) 0x4755c4 B.EQ	47564c

  (1367) 0x4755c8 CMP	X16, #3

  (1367) 0x4755cc B.EQ	475638

  (1367) 0x4755d0 CMP	X16, #4

  (1367) 0x4755d4 B.EQ	475624

  (1367) 0x4755d8 CMP	X16, #5

  (1367) 0x4755dc B.EQ	475610

  (1367) 0x4755e0 CMP	X16, #6

  (1367) 0x4755e4 B.EQ	4755fc

  (1367) 0x4755e8 LDR	Q23, [X26]

  (1367) 0x4755ec MOVZ	X0, #32

  (1367) 0x4755f0 LDR	Q24, [X4]

  (1367) 0x4755f4 STR	Q23, [X27]

  (1367) 0x4755f8 STR	Q24, [X20]

  (1367) 0x4755fc LDR	Q25, [X26, X0]

  (1367) 0x475600 LDR	Q26, [X4, X0]

  (1367) 0x475604 STR	Q25, [X27, X0]

  (1367) 0x475608 STR	Q26, [X20, X0]

  (1367) 0x47560c ADD	X0, X0, #32

  (1367) 0x475610 LDR	Q27, [X26, X0]

  (1367) 0x475614 LDR	Q31, [X4, X0]

  (1367) 0x475618 STR	Q27, [X27, X0]

  (1367) 0x47561c STR	Q31, [X20, X0]

  (1367) 0x475620 ADD	X0, X0, #32

  (1367) 0x475624 LDR	Q0, [X26, X0]

  (1367) 0x475628 LDR	Q1, [X4, X0]

  (1367) 0x47562c STR	Q0, [X27, X0]

  (1367) 0x475630 STR	Q1, [X20, X0]

  (1367) 0x475634 ADD	X0, X0, #32

  (1367) 0x475638 LDR	Q2, [X26, X0]

  (1367) 0x47563c LDR	Q3, [X4, X0]

  (1367) 0x475640 STR	Q2, [X27, X0]

  (1367) 0x475644 STR	Q3, [X20, X0]

  (1367) 0x475648 ADD	X0, X0, #32

  (1367) 0x47564c LDR	Q4, [X26, X0]

  (1367) 0x475650 LDR	Q5, [X4, X0]

  (1367) 0x475654 STR	Q4, [X27, X0]

  (1367) 0x475658 STR	Q5, [X20, X0]

  (1367) 0x47565c ADD	X0, X0, #32

  (1367) 0x475660 LDR	Q6, [X26, X0]

  (1367) 0x475664 LDR	Q30, [X4, X0]

  (1367) 0x475668 STR	Q6, [X27, X0]

  (1367) 0x47566c STR	Q30, [X20, X0]

  (1367) 0x475670 ADD	X0, X0, #32

  (1367) 0x475674 CMP	X28, X0

  (1367) 0x475678 B.EQ	475724

    (1374) 0x47567c LDR	Q29, [X26, X0]

    (1374) 0x475680 ADD	X18, X0, #32

    (1374) 0x475684 ADD	X1, X0, #64

    (1374) 0x475688 ADD	X17, X0, #96

    (1374) 0x47568c ADD	X15, X0, #128

    (1374) 0x475690 LDR	Q28, [X4, X0]

    (1374) 0x475694 ADD	X2, X0, #160

    (1374) 0x475698 ADD	X30, X0, #192

    (1374) 0x47569c ADD	X3, X0, #224

    (1374) 0x4756a0 STR	Q29, [X27, X0]

    (1374) 0x4756a4 STR	Q28, [X20, X0]

    (1374) 0x4756a8 ADD	X0, X0, #256

    (1374) 0x4756ac LDR	Q7, [X26, X18]

    (1374) 0x4756b0 LDR	Q15, [X4, X18]

    (1374) 0x4756b4 STR	Q7, [X27, X18]

    (1374) 0x4756b8 STR	Q15, [X20, X18]

    (1374) 0x4756bc LDR	Q16, [X26, X1]

    (1374) 0x4756c0 LDR	Q17, [X4, X1]

    (1374) 0x4756c4 STR	Q16, [X27, X1]

    (1374) 0x4756c8 STR	Q17, [X20, X1]

    (1374) 0x4756cc LDR	Q18, [X26, X17]

    (1374) 0x4756d0 LDR	Q19, [X4, X17]

    (1374) 0x4756d4 STR	Q18, [X27, X17]

    (1374) 0x4756d8 STR	Q19, [X20, X17]

    (1374) 0x4756dc LDR	Q20, [X26, X15]

    (1374) 0x4756e0 LDR	Q21, [X4, X15]

    (1374) 0x4756e4 STR	Q20, [X27, X15]

    (1374) 0x4756e8 STR	Q21, [X20, X15]

    (1374) 0x4756ec LDR	Q22, [X26, X2]

    (1374) 0x4756f0 LDR	Q23, [X4, X2]

    (1374) 0x4756f4 STR	Q22, [X27, X2]

    (1374) 0x4756f8 STR	Q23, [X20, X2]

    (1374) 0x4756fc LDR	Q24, [X26, X30]

    (1374) 0x475700 LDR	Q25, [X4, X30]

    (1374) 0x475704 STR	Q24, [X27, X30]

    (1374) 0x475708 STR	Q25, [X20, X30]

    (1374) 0x47570c LDR	Q26, [X26, X3]

    (1374) 0x475710 LDR	Q27, [X4, X3]

    (1374) 0x475714 STR	Q26, [X27, X3]

    (1374) 0x475718 STR	Q27, [X20, X3]

    (1374) 0x47571c CMP	X28, X0

    (1374) 0x475720 B.NE	47567c

  (1367) 0x475724 AND	X6, X13, #8062

  (1367) 0x475728 ANDS	XZR, X13, #4160

  (1367) 0x47572c B.EQ	475c90

  (1367) 0x475730 SUB	X12, X13, X6

  (1367) 0x475734 ADD	X5, X27, X6,LSL #3

  (1367) 0x475738 WHILELO	P3.D, XZR, X12

  (1367) 0x47573c LD1D	{Z31.D}, P3/Z, [X26, X6,LSL #3]

  (1367) 0x475740 ST1D	{Z31.D}, P3, [X5, MUL VL]

  (1367) 0x475744 CNTD	X11, ALL

  (1367) 0x475748 ADD	X10, X26, X6,LSL #3

  (1367) 0x47574c WHILELO	P4.D, X11, X12

  (1367) 0x475750 B.EQ	47575c

  (1367) 0x475754 LD1D	{Z0.D}, P4/Z, [X10, #1, MUL VL]

  (1367) 0x475758 ST1D	{Z0.D}, P4, [X5, #1, MUL VL]

  (1367) 0x47575c CBNZ	X26, 475c90

  (1367) 0x475760 ADD	X22, X27, X22,LSL #3

  (1367) 0x475764 ADD	X26, X27, X23

  (1367) 0x475768 STR	X27, [X21, #1008]

  (1367) 0x47576c STP	X22, X26, [X24, #8]

  (1367) 0x475770 B	4749b8

  (1367) 0x475774 MOVN	X1, #57344

  (1367) 0x475778 SUB	X2, X1, X14

  (1367) 0x47577c CMP	X17, X2

  (1367) 0x475780 B.HI	475f94

  (1367) 0x475784 CMP	X14, X17

  (1367) 0x475788 CSEL	X0, X14, X17, #2

  (1367) 0x47578c ADD	W15, W0, W14

  (1367) 0x475790 STP	X17, X28, [SP, #160]

  (1367) 0x475794 UBFM	X23, X15, #62, #61

  (1367) 0x475798 UBFM	X3, X15, #62, #2

  (1367) 0x47579c ADD	X12, X23, #32

  (1367) 0x4757a0 CMP	X3, #0

  (1367) 0x4757a4 SUB	X5, X12, X3

  (1367) 0x4757a8 MOVZ	X0, #32

  (1367) 0x4757ac CSEL	X1, X5, X23, #1

  (1367) 0x4757b0 BL	403e60

  (1367) 0x4757b4 LDP	X6, X10, [SP, #160]

  (1367) 0x4757b8 ORR	X28, XZR, X0

  (1367) 0x4757bc CBZ	X0, 476130

  (1367) 0x4757c0 UBFM	X2, X6, #62, #61

  (1367) 0x4757c4 MOVZ	W1, #0

  (1367) 0x4757c8 ADD	X0, X0, X10

  (1367) 0x4757cc STR	X10, [SP, #160]

  (1367) 0x4757d0 BL	403ea0

  (1367) 0x4757d4 CMP	X25, X27

  (1367) 0x4757d8 LDR	X7, [SP, #160]

  (1367) 0x4757dc B.EQ	4759d4

  (1367) 0x4757e0 ADD	X11, X27, #4

  (1367) 0x4757e4 SUB	X9, X28, X11

  (1367) 0x4757e8 CMP	X9, #24

  (1367) 0x4757ec B.LS	475e98

  (1367) 0x4757f0 SUB	X8, X25, #4

  (1367) 0x4757f4 SUB	X13, X8, X27

  (1367) 0x4757f8 UBFM	X4, X13, #2, #63

  (1367) 0x4757fc ADD	X25, X4, #1

  (1367) 0x475800 CMP	X13, #24

  (1367) 0x475804 B.LS	475e90

  (1367) 0x475808 UBFM	X16, X25, #3, #63

  (1367) 0x47580c MOVZ	X0, #0

  (1367) 0x475810 UBFM	X18, X16, #59, #58

  (1367) 0x475814 ADD	X17, X27, #16

  (1367) 0x475818 SUB	X1, X18, #32

  (1367) 0x47581c ADD	X30, X28, #16

  (1367) 0x475820 UBFM	X2, X1, #5, #63

  (1367) 0x475824 ADD	X15, X2, #1

  (1367) 0x475828 ANDS	X3, X15, #4224

  (1367) 0x47582c B.EQ	4758f4

  (1367) 0x475830 CMP	X3, #1

  (1367) 0x475834 B.EQ	4758d8

  (1367) 0x475838 CMP	X3, #2

  (1367) 0x47583c B.EQ	4758c4

  (1367) 0x475840 CMP	X3, #3

  (1367) 0x475844 B.EQ	4758b0

  (1367) 0x475848 CMP	X3, #4

  (1367) 0x47584c B.EQ	47589c

  (1367) 0x475850 CMP	X3, #5

  (1367) 0x475854 B.EQ	475888

  (1367) 0x475858 CMP	X3, #6

  (1367) 0x47585c B.EQ	475874

  (1367) 0x475860 LDR	Q18, [X27]

  (1367) 0x475864 MOVZ	X0, #32

  (1367) 0x475868 LDR	Q19, [X17]

  (1367) 0x47586c STR	Q18, [X28]

  (1367) 0x475870 STR	Q19, [X30]

  (1367) 0x475874 LDR	Q20, [X27, X0]

  (1367) 0x475878 LDR	Q21, [X17, X0]

  (1367) 0x47587c STR	Q20, [X28, X0]

  (1367) 0x475880 STR	Q21, [X30, X0]

  (1367) 0x475884 ADD	X0, X0, #32

  (1367) 0x475888 LDR	Q22, [X27, X0]

  (1367) 0x47588c LDR	Q23, [X17, X0]

  (1367) 0x475890 STR	Q22, [X28, X0]

  (1367) 0x475894 STR	Q23, [X30, X0]

  (1367) 0x475898 ADD	X0, X0, #32

  (1367) 0x47589c LDR	Q24, [X27, X0]

  (1367) 0x4758a0 LDR	Q25, [X17, X0]

  (1367) 0x4758a4 STR	Q24, [X28, X0]

  (1367) 0x4758a8 STR	Q25, [X30, X0]

  (1367) 0x4758ac ADD	X0, X0, #32

  (1367) 0x4758b0 LDR	Q26, [X27, X0]

  (1367) 0x4758b4 LDR	Q27, [X17, X0]

  (1367) 0x4758b8 STR	Q26, [X28, X0]

  (1367) 0x4758bc STR	Q27, [X30, X0]

  (1367) 0x4758c0 ADD	X0, X0, #32

  (1367) 0x4758c4 LDR	Q31, [X27, X0]

  (1367) 0x4758c8 LDR	Q0, [X17, X0]

  (1367) 0x4758cc STR	Q31, [X28, X0]

  (1367) 0x4758d0 STR	Q0, [X30, X0]

  (1367) 0x4758d4 ADD	X0, X0, #32

  (1367) 0x4758d8 LDR	Q1, [X27, X0]

  (1367) 0x4758dc LDR	Q2, [X17, X0]

  (1367) 0x4758e0 STR	Q1, [X28, X0]

  (1367) 0x4758e4 STR	Q2, [X30, X0]

  (1367) 0x4758e8 ADD	X0, X0, #32

  (1367) 0x4758ec CMP	X18, X0

  (1367) 0x4758f0 B.EQ	47599c

    (1378) 0x4758f4 LDR	Q3, [X27, X0]

    (1378) 0x4758f8 ADD	X12, X0, #32

    (1378) 0x4758fc ADD	X10, X0, #64

    (1378) 0x475900 ADD	X5, X0, #96

    (1378) 0x475904 ADD	X11, X0, #128

    (1378) 0x475908 LDR	Q4, [X17, X0]

    (1378) 0x47590c ADD	X7, X0, #160

    (1378) 0x475910 ADD	X6, X0, #192

    (1378) 0x475914 ADD	X9, X0, #224

    (1378) 0x475918 STR	Q3, [X28, X0]

    (1378) 0x47591c STR	Q4, [X30, X0]

    (1378) 0x475920 ADD	X0, X0, #256

    (1378) 0x475924 LDR	Q5, [X27, X12]

    (1378) 0x475928 LDR	Q6, [X17, X12]

    (1378) 0x47592c STR	Q5, [X28, X12]

    (1378) 0x475930 STR	Q6, [X30, X12]

    (1378) 0x475934 LDR	Q30, [X27, X10]

    (1378) 0x475938 LDR	Q29, [X17, X10]

    (1378) 0x47593c STR	Q30, [X28, X10]

    (1378) 0x475940 STR	Q29, [X30, X10]

    (1378) 0x475944 LDR	Q28, [X27, X5]

    (1378) 0x475948 LDR	Q7, [X17, X5]

    (1378) 0x47594c STR	Q28, [X28, X5]

    (1378) 0x475950 STR	Q7, [X30, X5]

    (1378) 0x475954 LDR	Q15, [X27, X11]

    (1378) 0x475958 LDR	Q16, [X17, X11]

    (1378) 0x47595c STR	Q15, [X28, X11]

    (1378) 0x475960 STR	Q16, [X30, X11]

    (1378) 0x475964 LDR	Q17, [X27, X7]

    (1378) 0x475968 LDR	Q18, [X17, X7]

    (1378) 0x47596c STR	Q17, [X28, X7]

    (1378) 0x475970 STR	Q18, [X30, X7]

    (1378) 0x475974 LDR	Q19, [X27, X6]

    (1378) 0x475978 LDR	Q20, [X17, X6]

    (1378) 0x47597c STR	Q19, [X28, X6]

    (1378) 0x475980 STR	Q20, [X30, X6]

    (1378) 0x475984 LDR	Q21, [X27, X9]

    (1378) 0x475988 LDR	Q22, [X17, X9]

    (1378) 0x47598c STR	Q21, [X28, X9]

    (1378) 0x475990 STR	Q22, [X30, X9]

    (1378) 0x475994 CMP	X18, X0

    (1378) 0x475998 B.NE	4758f4

  (1367) 0x47599c AND	X14, X25, #7997

  (1367) 0x4759a0 ANDS	XZR, X25, #4224

  (1367) 0x4759a4 B.EQ	4759d8

  (1367) 0x4759a8 SUB	X8, X25, X14

  (1367) 0x4759ac ADD	X13, X28, X14,LSL #2

  (1367) 0x4759b0 WHILELO	P7.S, XZR, X8

  (1367) 0x4759b4 LD1W	{Z23.S}, P7/Z, [X27, X14,LSL #2]

  (1367) 0x4759b8 ST1W	{Z23.S}, P7, [X13, MUL VL]

  (1367) 0x4759bc CNTW	X25, ALL

  (1367) 0x4759c0 ADD	X4, X27, X14,LSL #2

  (1367) 0x4759c4 WHILELO	P0.S, X25, X8

  (1367) 0x4759c8 B.EQ	4759d4

  (1367) 0x4759cc LD1W	{Z24.S}, P0/Z, [X4, #1, MUL VL]

  (1367) 0x4759d0 ST1W	{Z24.S}, P0, [X13, #1, MUL VL]

  (1367) 0x4759d4 CBZ	X27, 4759ec

  (1367) 0x4759d8 LDR	X25, [SP, #136]

  (1367) 0x4759dc CMP	X25, X27

  (1367) 0x4759e0 B.EQ	475fa0

  (1367) 0x4759e4 ORR	X0, XZR, X27

  (1367) 0x4759e8 BL	4044b0

  (1367) 0x4759ec ADD	X18, X28, X22,LSL #2

  (1367) 0x4759f0 ADD	X23, X28, X23

  (1367) 0x4759f4 STR	X28, [X21, #912]

  (1367) 0x4759f8 ORR	X27, XZR, X28

  (1367) 0x4759fc STP	X18, X23, [X24, #8]

  (1367) 0x475a00 B	475208

  (1367) 0x475a04 MOVN	X6, #61440

  (1367) 0x475a08 SUB	X9, X6, X0

  (1367) 0x475a0c CMP	X10, X9

  (1367) 0x475a10 B.HI	476084

  (1367) 0x475a14 CMP	X0, X10

  (1367) 0x475a18 CSEL	X8, X0, X10, #2

  (1367) 0x475a1c ADD	W13, W8, W0

  (1367) 0x475a20 STR	X10, [SP, #160]

  (1367) 0x475a24 UBFM	X23, X13, #61, #60

  (1367) 0x475a28 UBFM	X4, X13, #61, #1

  (1367) 0x475a2c ADD	X14, X23, #32

  (1367) 0x475a30 CMP	X4, #0

  (1367) 0x475a34 SUB	X16, X14, X4

  (1367) 0x475a38 MOVZ	X0, #32

  (1367) 0x475a3c CSEL	X1, X16, X23, #1

  (1367) 0x475a40 BL	403e60

  (1367) 0x475a44 LDR	X18, [SP, #160]

  (1367) 0x475a48 ORR	X26, XZR, X0

  (1367) 0x475a4c CBZ	X0, 476018

  (1367) 0x475a50 UBFM	X2, X18, #61, #60

  (1367) 0x475a54 MOVZ	W1, #0

  (1367) 0x475a58 ADD	X0, X0, X24

  (1367) 0x475a5c BL	403ea0

  (1367) 0x475a60 CMP	X28, X25

  (1367) 0x475a64 B.EQ	475c60

  (1367) 0x475a68 CMP	X24, #8

  (1367) 0x475a6c B.EQ	475d9c

  (1367) 0x475a70 ADD	X17, X25, #8

  (1367) 0x475a74 SUB	X1, X26, X17

  (1367) 0x475a78 CMP	X1, #16

  (1367) 0x475a7c B.LS	475d9c

  (1367) 0x475a80 SUB	X2, X24, #8

  (1367) 0x475a84 UBFM	X15, X2, #3, #63

  (1367) 0x475a88 ADD	X30, X15, #1

  (1367) 0x475a8c CMP	X2, #16

  (1367) 0x475a90 B.LS	475e88

  (1367) 0x475a94 UBFM	X28, X30, #2, #63

  (1367) 0x475a98 MOVZ	X0, #0

  (1367) 0x475a9c UBFM	X12, X28, #59, #58

  (1367) 0x475aa0 ADD	X24, X25, #16

  (1367) 0x475aa4 SUB	X10, X12, #32

  (1367) 0x475aa8 ADD	X5, X26, #16

  (1367) 0x475aac UBFM	X11, X10, #5, #63

  (1367) 0x475ab0 ADD	X7, X11, #1

  (1367) 0x475ab4 ANDS	X6, X7, #4224

  (1367) 0x475ab8 B.EQ	475b80

  (1367) 0x475abc CMP	X6, #1

  (1367) 0x475ac0 B.EQ	475b64

  (1367) 0x475ac4 CMP	X6, #2

  (1367) 0x475ac8 B.EQ	475b50

  (1367) 0x475acc CMP	X6, #3

  (1367) 0x475ad0 B.EQ	475b3c

  (1367) 0x475ad4 CMP	X6, #4

  (1367) 0x475ad8 B.EQ	475b28

  (1367) 0x475adc CMP	X6, #5

  (1367) 0x475ae0 B.EQ	475b14

  (1367) 0x475ae4 CMP	X6, #6

  (1367) 0x475ae8 B.EQ	475b00

  (1367) 0x475aec LDR	Q26, [X25]

  (1367) 0x475af0 MOVZ	X0, #32

  (1367) 0x475af4 LDR	Q27, [X24]

  (1367) 0x475af8 STR	Q26, [X26]

  (1367) 0x475afc STR	Q27, [X5]

  (1367) 0x475b00 LDR	Q31, [X25, X0]

  (1367) 0x475b04 LDR	Q0, [X24, X0]

  (1367) 0x475b08 STR	Q31, [X26, X0]

  (1367) 0x475b0c STR	Q0, [X5, X0]

  (1367) 0x475b10 ADD	X0, X0, #32

  (1367) 0x475b14 LDR	Q1, [X25, X0]

  (1367) 0x475b18 LDR	Q2, [X24, X0]

  (1367) 0x475b1c STR	Q1, [X26, X0]

  (1367) 0x475b20 STR	Q2, [X5, X0]

  (1367) 0x475b24 ADD	X0, X0, #32

  (1367) 0x475b28 LDR	Q3, [X25, X0]

  (1367) 0x475b2c LDR	Q4, [X24, X0]

  (1367) 0x475b30 STR	Q3, [X26, X0]

  (1367) 0x475b34 STR	Q4, [X5, X0]

  (1367) 0x475b38 ADD	X0, X0, #32

  (1367) 0x475b3c LDR	Q5, [X25, X0]

  (1367) 0x475b40 LDR	Q6, [X24, X0]

  (1367) 0x475b44 STR	Q5, [X26, X0]

  (1367) 0x475b48 STR	Q6, [X5, X0]

  (1367) 0x475b4c ADD	X0, X0, #32

  (1367) 0x475b50 LDR	Q30, [X25, X0]

  (1367) 0x475b54 LDR	Q29, [X24, X0]

  (1367) 0x475b58 STR	Q30, [X26, X0]

  (1367) 0x475b5c STR	Q29, [X5, X0]

  (1367) 0x475b60 ADD	X0, X0, #32

  (1367) 0x475b64 LDR	Q28, [X25, X0]

  (1367) 0x475b68 LDR	Q7, [X24, X0]

  (1367) 0x475b6c STR	Q28, [X26, X0]

  (1367) 0x475b70 STR	Q7, [X5, X0]

  (1367) 0x475b74 ADD	X0, X0, #32

  (1367) 0x475b78 CMP	X12, X0

  (1367) 0x475b7c B.EQ	475c28

    (1376) 0x475b80 LDR	Q15, [X25, X0]

    (1376) 0x475b84 ADD	X13, X0, #32

    (1376) 0x475b88 ADD	X4, X0, #64

    (1376) 0x475b8c ADD	X9, X0, #96

    (1376) 0x475b90 ADD	X8, X0, #128

    (1376) 0x475b94 LDR	Q16, [X24, X0]

    (1376) 0x475b98 ADD	X14, X0, #160

    (1376) 0x475b9c ADD	X16, X0, #192

    (1376) 0x475ba0 ADD	X18, X0, #224

    (1376) 0x475ba4 STR	Q15, [X26, X0]

    (1376) 0x475ba8 STR	Q16, [X5, X0]

    (1376) 0x475bac ADD	X0, X0, #256

    (1376) 0x475bb0 LDR	Q17, [X25, X13]

    (1376) 0x475bb4 LDR	Q18, [X24, X13]

    (1376) 0x475bb8 STR	Q17, [X26, X13]

    (1376) 0x475bbc STR	Q18, [X5, X13]

    (1376) 0x475bc0 LDR	Q19, [X25, X4]

    (1376) 0x475bc4 LDR	Q20, [X24, X4]

    (1376) 0x475bc8 STR	Q19, [X26, X4]

    (1376) 0x475bcc STR	Q20, [X5, X4]

    (1376) 0x475bd0 LDR	Q21, [X25, X9]

    (1376) 0x475bd4 LDR	Q22, [X24, X9]

    (1376) 0x475bd8 STR	Q21, [X26, X9]

    (1376) 0x475bdc STR	Q22, [X5, X9]

    (1376) 0x475be0 LDR	Q23, [X25, X8]

    (1376) 0x475be4 LDR	Q24, [X24, X8]

    (1376) 0x475be8 STR	Q23, [X26, X8]

    (1376) 0x475bec STR	Q24, [X5, X8]

    (1376) 0x475bf0 LDR	Q25, [X25, X14]

    (1376) 0x475bf4 LDR	Q26, [X24, X14]

    (1376) 0x475bf8 STR	Q25, [X26, X14]

    (1376) 0x475bfc STR	Q26, [X5, X14]

    (1376) 0x475c00 LDR	Q27, [X25, X16]

    (1376) 0x475c04 LDR	Q31, [X24, X16]

    (1376) 0x475c08 STR	Q27, [X26, X16]

    (1376) 0x475c0c STR	Q31, [X5, X16]

    (1376) 0x475c10 LDR	Q0, [X25, X18]

    (1376) 0x475c14 LDR	Q1, [X24, X18]

    (1376) 0x475c18 STR	Q0, [X26, X18]

    (1376) 0x475c1c STR	Q1, [X5, X18]

    (1376) 0x475c20 CMP	X12, X0

    (1376) 0x475c24 B.NE	475b80

  (1367) 0x475c28 AND	X3, X30, #8062

  (1367) 0x475c2c ANDS	XZR, X30, #4160

  (1367) 0x475c30 B.EQ	475c78

  (1367) 0x475c34 SUB	X17, X30, X3

  (1367) 0x475c38 ADD	X1, X26, X3,LSL #3

  (1367) 0x475c3c WHILELO	P1.D, XZR, X17

  (1367) 0x475c40 LD1D	{Z2.D}, P1/Z, [X25, X3,LSL #3]

  (1367) 0x475c44 ST1D	{Z2.D}, P1, [X1, MUL VL]

  (1367) 0x475c48 CNTD	X2, ALL

  (1367) 0x475c4c ADD	X15, X25, X3,LSL #3

  (1367) 0x475c50 WHILELO	P2.D, X2, X17

  (1367) 0x475c54 B.EQ	475c60

  (1367) 0x475c58 LD1D	{Z3.D}, P2/Z, [X15, #1, MUL VL]

  (1367) 0x475c5c ST1D	{Z3.D}, P2, [X1, #1, MUL VL]

  (1367) 0x475c60 CBNZ	X25, 475c78

  (1367) 0x475c64 ADD	X25, X26, X27,LSL #3

  (1367) 0x475c68 ADD	X27, X26, X23

  (1367) 0x475c6c STR	X26, [X21, #888]

  (1367) 0x475c70 STP	X25, X27, [X20, #8]

  (1367) 0x475c74 B	475274

  (1367) 0x475c78 LDR	X28, [SP, #136]

  (1367) 0x475c7c CMP	X25, X28

  (1367) 0x475c80 B.EQ	475fd0

  (1367) 0x475c84 ORR	X0, XZR, X25

  (1367) 0x475c88 BL	4044b0

  (1367) 0x475c8c B	475c64

  (1367) 0x475c90 LDR	X28, [SP, #136]

  (1367) 0x475c94 CMP	X26, X28

  (1367) 0x475c98 B.EQ	476228

  (1367) 0x475c9c ORR	X0, XZR, X26

  (1367) 0x475ca0 BL	4044b0

  (1367) 0x475ca4 B	475760

  (1367) 0x475ca8 MOVZ	X6, #0

  (1367) 0x475cac B	475730

  (1367) 0x475cb0 SUB	X7, X28, X26

  (1367) 0x475cb4 ORR	X8, XZR, X27

  (1367) 0x475cb8 SUB	X13, X7, #8

  (1367) 0x475cbc ORR	X20, XZR, X26

  (1367) 0x475cc0 UBFM	X6, X13, #3, #63

  (1367) 0x475cc4 ADD	X9, X6, #1

  (1367) 0x475cc8 ANDS	X4, X9, #4224

  (1367) 0x475ccc B.EQ	475d40

  (1367) 0x475cd0 CMP	X4, #1

  (1367) 0x475cd4 B.EQ	475d30

  (1367) 0x475cd8 CMP	X4, #2

  (1367) 0x475cdc B.EQ	475d28

  (1367) 0x475ce0 CMP	X4, #3

  (1367) 0x475ce4 B.EQ	475d20

  (1367) 0x475ce8 CMP	X4, #4

  (1367) 0x475cec B.EQ	475d18

  (1367) 0x475cf0 CMP	X4, #5

  (1367) 0x475cf4 B.EQ	475d10

  (1367) 0x475cf8 CMP	X4, #6

  (1367) 0x475cfc B.EQ	475d08

  (1367) 0x475d00 LDR	D1, [X20], #8

  (1367) 0x475d04 STR	D1, [X8], #8

  (1367) 0x475d08 LDR	D2, [X20], #8

  (1367) 0x475d0c STR	D2, [X8], #8

  (1367) 0x475d10 LDR	D3, [X20], #8

  (1367) 0x475d14 STR	D3, [X8], #8

  (1367) 0x475d18 LDR	D4, [X20], #8

  (1367) 0x475d1c STR	D4, [X8], #8

  (1367) 0x475d20 LDR	D5, [X20], #8

  (1367) 0x475d24 STR	D5, [X8], #8

  (1367) 0x475d28 LDR	D6, [X20], #8

  (1367) 0x475d2c STR	D6, [X8], #8

  (1367) 0x475d30 LDR	D30, [X20], #8

  (1367) 0x475d34 STR	D30, [X8], #8

  (1367) 0x475d38 CMP	X28, X20

  (1367) 0x475d3c B.EQ	47575c

    (1373) 0x475d40 ORR	X14, XZR, X20

    (1373) 0x475d44 ORR	X25, XZR, X8

    (1373) 0x475d48 ADD	X20, X20, #64

    (1373) 0x475d4c ADD	X8, X8, #64

    (1373) 0x475d50 LDR	D29, [X14], #8

    (1373) 0x475d54 STR	D29, [X25], #8

    (1373) 0x475d58 LDUR	D28, [X20, #456]

    (1373) 0x475d5c STUR	D28, [X8, #456]

    (1373) 0x475d60 LDR	D7, [X14, #8]

    (1373) 0x475d64 STR	D7, [X25, #8]

    (1373) 0x475d68 LDUR	D15, [X20, #472]

    (1373) 0x475d6c STUR	D15, [X8, #472]

    (1373) 0x475d70 LDUR	D16, [X20, #480]

    (1373) 0x475d74 STUR	D16, [X8, #480]

    (1373) 0x475d78 LDUR	D17, [X20, #488]

    (1373) 0x475d7c STUR	D17, [X8, #488]

    (1373) 0x475d80 LDUR	D18, [X20, #496]

    (1373) 0x475d84 STUR	D18, [X8, #496]

    (1373) 0x475d88 LDUR	D19, [X20, #504]

    (1373) 0x475d8c STUR	D19, [X8, #504]

    (1373) 0x475d90 CMP	X28, X20

    (1373) 0x475d94 B.NE	475d40

  (1367) 0x475d98 B	47575c

  (1367) 0x475d9c SUB	X30, X28, X25

  (1367) 0x475da0 ORR	X11, XZR, X26

  (1367) 0x475da4 SUB	X3, X30, #8

  (1367) 0x475da8 ORR	X10, XZR, X25

  (1367) 0x475dac UBFM	X24, X3, #3, #63

  (1367) 0x475db0 ADD	X12, X24, #1

  (1367) 0x475db4 ANDS	X5, X12, #4224

  (1367) 0x475db8 B.EQ	475e2c

  (1367) 0x475dbc CMP	X5, #1

  (1367) 0x475dc0 B.EQ	475e1c

  (1367) 0x475dc4 CMP	X5, #2

  (1367) 0x475dc8 B.EQ	475e14

  (1367) 0x475dcc CMP	X5, #3

  (1367) 0x475dd0 B.EQ	475e0c

  (1367) 0x475dd4 CMP	X5, #4

  (1367) 0x475dd8 B.EQ	475e04

  (1367) 0x475ddc CMP	X5, #5

  (1367) 0x475de0 B.EQ	475dfc

  (1367) 0x475de4 CMP	X5, #6

  (1367) 0x475de8 B.EQ	475df4

  (1367) 0x475dec LDR	D4, [X10], #8

  (1367) 0x475df0 STR	D4, [X11], #8

  (1367) 0x475df4 LDR	D5, [X10], #8

  (1367) 0x475df8 STR	D5, [X11], #8

  (1367) 0x475dfc LDR	D6, [X10], #8

  (1367) 0x475e00 STR	D6, [X11], #8

  (1367) 0x475e04 LDR	D30, [X10], #8

  (1367) 0x475e08 STR	D30, [X11], #8

  (1367) 0x475e0c LDR	D29, [X10], #8

  (1367) 0x475e10 STR	D29, [X11], #8

  (1367) 0x475e14 LDR	D28, [X10], #8

  (1367) 0x475e18 STR	D28, [X11], #8

  (1367) 0x475e1c LDR	D7, [X10], #8

  (1367) 0x475e20 STR	D7, [X11], #8

  (1367) 0x475e24 CMP	X28, X10

  (1367) 0x475e28 B.EQ	475c60

    (1375) 0x475e2c ORR	X7, XZR, X10

    (1375) 0x475e30 ORR	X6, XZR, X11

    (1375) 0x475e34 ADD	X10, X10, #64

    (1375) 0x475e38 ADD	X11, X11, #64

    (1375) 0x475e3c LDR	D15, [X7], #8

    (1375) 0x475e40 STR	D15, [X6], #8

    (1375) 0x475e44 LDUR	D16, [X10, #456]

    (1375) 0x475e48 STUR	D16, [X11, #456]

    (1375) 0x475e4c LDR	D17, [X7, #8]

    (1375) 0x475e50 STR	D17, [X6, #8]

    (1375) 0x475e54 LDUR	D18, [X10, #472]

    (1375) 0x475e58 STUR	D18, [X11, #472]

    (1375) 0x475e5c LDUR	D19, [X10, #480]

    (1375) 0x475e60 STUR	D19, [X11, #480]

    (1375) 0x475e64 LDUR	D20, [X10, #488]

    (1375) 0x475e68 STUR	D20, [X11, #488]

    (1375) 0x475e6c LDUR	D21, [X10, #496]

    (1375) 0x475e70 STUR	D21, [X11, #496]

    (1375) 0x475e74 LDUR	D22, [X10, #504]

    (1375) 0x475e78 STUR	D22, [X11, #504]

    (1375) 0x475e7c CMP	X28, X10

    (1375) 0x475e80 B.NE	475e2c

  (1367) 0x475e84 B	475c60

  (1367) 0x475e88 MOVZ	X3, #0

  (1367) 0x475e8c B	475c34

  (1367) 0x475e90 MOVZ	X14, #0

  (1367) 0x475e94 B	4759a8

  (1367) 0x475e98 SUB	X14, X7, #4

  (1367) 0x475e9c ORR	X1, XZR, X28

  (1367) 0x475ea0 UBFM	X16, X14, #2, #63

  (1367) 0x475ea4 ORR	X30, XZR, X27

  (1367) 0x475ea8 ADD	X17, X16, #1

  (1367) 0x475eac ANDS	X18, X17, #4224

  (1367) 0x475eb0 B.EQ	475f24

  (1367) 0x475eb4 CMP	X18, #1

  (1367) 0x475eb8 B.EQ	475f14

  (1367) 0x475ebc CMP	X18, #2

  (1367) 0x475ec0 B.EQ	475f0c

  (1367) 0x475ec4 CMP	X18, #3

  (1367) 0x475ec8 B.EQ	475f04

  (1367) 0x475ecc CMP	X18, #4

  (1367) 0x475ed0 B.EQ	475efc

  (1367) 0x475ed4 CMP	X18, #5

  (1367) 0x475ed8 B.EQ	475ef4

  (1367) 0x475edc CMP	X18, #6

  (1367) 0x475ee0 B.EQ	475eec

  (1367) 0x475ee4 LDR	W2, [X30], #4

  (1367) 0x475ee8 STR	W2, [X1], #4

  (1367) 0x475eec LDR	W15, [X30], #4

  (1367) 0x475ef0 STR	W15, [X1], #4

  (1367) 0x475ef4 LDR	W3, [X30], #4

  (1367) 0x475ef8 STR	W3, [X1], #4

  (1367) 0x475efc LDR	W0, [X30], #4

  (1367) 0x475f00 STR	W0, [X1], #4

  (1367) 0x475f04 LDR	W12, [X30], #4

  (1367) 0x475f08 STR	W12, [X1], #4

  (1367) 0x475f0c LDR	W5, [X30], #4

  (1367) 0x475f10 STR	W5, [X1], #4

  (1367) 0x475f14 LDR	W10, [X30], #4

  (1367) 0x475f18 STR	W10, [X1], #4

  (1367) 0x475f1c CMP	X25, X30

  (1367) 0x475f20 B.EQ	4759d4

    (1377) 0x475f24 ORR	X11, XZR, X30

    (1377) 0x475f28 ORR	X7, XZR, X1

    (1377) 0x475f2c LDR	W6, [X11], #4

    (1377) 0x475f30 ADD	X30, X30, #32

    (1377) 0x475f34 ADD	X1, X1, #32

    (1377) 0x475f38 STR	W6, [X7], #4

    (1377) 0x475f3c LDUR	W9, [X30, #484]

    (1377) 0x475f40 STUR	W9, [X1, #484]

    (1377) 0x475f44 LDR	W8, [X11, #4]

    (1377) 0x475f48 STR	W8, [X7, #4]

    (1377) 0x475f4c LDUR	W13, [X30, #492]

    (1377) 0x475f50 STUR	W13, [X1, #492]

    (1377) 0x475f54 LDUR	W4, [X30, #496]

    (1377) 0x475f58 STUR	W4, [X1, #496]

    (1377) 0x475f5c LDUR	W14, [X30, #500]

    (1377) 0x475f60 STUR	W14, [X1, #500]

    (1377) 0x475f64 LDUR	W16, [X30, #504]

    (1377) 0x475f68 STUR	W16, [X1, #504]

    (1377) 0x475f6c LDUR	W17, [X30, #508]

    (1377) 0x475f70 STUR	W17, [X1, #508]

    (1377) 0x475f74 CMP	X25, X30

    (1377) 0x475f78 B.NE	475f24

  (1367) 0x475f7c B	4759d4

(1363) 0x475f80 LDR	X25, [X19, #24]

(1363) 0x475f84 LDR	D15, [SP, #96]

(1363) 0x475f88 B	475314

  (1367) 0x475f8c SBFM	X23, X26, #0, #31

  (1367) 0x475f90 B	474b18

0x475f94 ADRP	X28,

0x475f98 ADD	X0, X28, #2528

0x475f9c BL	404100

0x475fa0 MOVZ	X0, #16

0x475fa4 ADRP	X21,

0x475fa8 BL	403f40

0x475fac ADD	X1, X21, #3968

0x475fb0 ORR	X19, XZR, X0

0x475fb4 BL	403e10

0x475fb8 ADRP	X26,

0x475fbc ADRP	X20,

0x475fc0 ORR	X0, XZR, X19

0x475fc4 ADD	X2, X26, #672

0x475fc8 ADD	X1, X20, #3424

0x475fcc BL	404120

0x475fd0 MOVZ	X0, #16

0x475fd4 ADRP	X21,

0x475fd8 BL	403f40

0x475fdc ADD	X1, X21, #3968

0x475fe0 ORR	X19, XZR, X0

0x475fe4 BL	403e10

0x475fe8 ADRP	X20,

0x475fec ADRP	X22,

0x475ff0 ORR	X0, XZR, X19

0x475ff4 ADD	X2, X20, #672

0x475ff8 ADD	X1, X22, #3424

0x475ffc BL	404120

(1362) 0x476000 ORR	X24, XZR, X0

(1362) 0x476004 ORR	X0, XZR, X19

(1362) 0x476008 BL	4042f0

(1362) 0x47600c ORR	X0, XZR, X24

(1362) 0x476010 BL	404110

(1362) 0x476014 B	476000

0x476018 MOVZ	X0, #16

0x47601c BL	403f40

0x476020 ORR	X20, XZR, X0

0x476024 ADD	X8, SP, #288

0x476028 ORR	X0, XZR, X23

0x47602c BL	40d900

0x476030 ADRP	X19, 53f030

0x476034 MOVZ	X1, #0

0x476038 ADD	X2, X19, #3848

0x47603c ADD	X0, SP, #288

0x476040 BL	404010

0x476044 ORR	X1, XZR, X0

0x476048 ADD	X0, SP, #248

0x47604c BL	404320

0x476050 ADD	X1, SP, #248

0x476054 ORR	X0, XZR, X20

0x476058 BL	403e40

0x47605c ADD	X0, SP, #248

0x476060 ADRP	X23,

0x476064 BL	404240

0x476068 ADD	X0, SP, #288

0x47606c ADRP	X26,

0x476070 BL	404240

0x476074 ORR	X0, XZR, X20

0x476078 ADD	X2, X23, #672

0x47607c ADD	X1, X26, #3424

0x476080 BL	404120

0x476084 ADRP	X0,

0x476088 ADD	X0, X0, #2528

0x47608c BL	404100

0x476090 ORR	X26, XZR, X0

0x476094 ADD	X0, SP, #248

0x476098 BL	404240

(1361) 0x47609c ADD	X0, SP, #288

(1361) 0x4760a0 BL	404240

(1361) 0x4760a4 ORR	X0, XZR, X20

(1361) 0x4760a8 BL	4042f0

(1361) 0x4760ac ADD	X0, SP, #176

(1361) 0x4760b0 BL	53fe28

(1361) 0x4760b4 ORR	X0, XZR, X26

(1361) 0x4760b8 BL	404170

(1361) 0x4760bc ORR	X26, XZR, X0

(1361) 0x4760c0 B	47609c

0x4760c4 MOVZ	X0, #16

0x4760c8 BL	403f40

0x4760cc ORR	X20, XZR, X0

0x4760d0 ADD	X8, SP, #288

0x4760d4 ORR	X0, XZR, X23

0x4760d8 BL	40d900

0x4760dc ADRP	X16, 53f0dc

0x4760e0 MOVZ	X1, #0

0x4760e4 ADD	X2, X16, #3848

0x4760e8 ADD	X0, SP, #288

0x4760ec BL	404010

0x4760f0 ORR	X1, XZR, X0

0x4760f4 ADD	X0, SP, #248

0x4760f8 BL	404320

0x4760fc ADD	X1, SP, #248

0x476100 ORR	X0, XZR, X20

0x476104 BL	403e40

0x476108 ADD	X0, SP, #248

0x47610c BL	404240

0x476110 ADD	X0, SP, #288

0x476114 BL	404240

0x476118 ADRP	X18,

0x47611c ADRP	X1,

0x476120 ORR	X0, XZR, X20

0x476124 ADD	X2, X18, #672

0x476128 ADD	X1, X1, #3424

0x47612c BL	404120

0x476130 MOVZ	X0, #16

0x476134 BL	403f40

0x476138 ORR	X20, XZR, X0

0x47613c ADD	X8, SP, #288

0x476140 ORR	X0, XZR, X23

0x476144 BL	40d900

0x476148 ADRP	X19, 53f148

0x47614c MOVZ	X1, #0

0x476150 ADD	X2, X19, #3848

0x476154 ADD	X0, SP, #288

0x476158 BL	404010

0x47615c ORR	X1, XZR, X0

0x476160 ADD	X0, SP, #248

0x476164 BL	404320

0x476168 ADD	X1, SP, #248

0x47616c ORR	X0, XZR, X20

0x476170 BL	403e40

0x476174 ADD	X0, SP, #248

0x476178 ADRP	X24,

0x47617c BL	404240

0x476180 ADD	X0, SP, #288

0x476184 ADRP	X22,

0x476188 BL	404240

0x47618c ORR	X0, XZR, X20

0x476190 ADD	X2, X24, #672

0x476194 ADD	X1, X22, #3424

0x476198 BL	404120

0x47619c ORR	X26, XZR, X0

0x4761a0 B	4760a4

0x4761a4 ORR	X26, XZR, X0

0x4761a8 B	47609c

0x4761ac ORR	X26, XZR, X0

0x4761b0 B	4760a4

0x4761b4 B	476090

0x4761b8 ORR	X24, XZR, X0

0x4761bc LDR	X0, [SP, #304]

0x4761c0 STR	D15, [SP, #96]

0x4761c4 STR	X19, [SP, #288]

0x4761c8 CBZ	X0, 4761d8

0x4761cc UBFM	X1, X0, #61, #60

0x4761d0 LDR	X0, [SP, #312]

0x4761d4 BL	403da0

0x4761d8 LDR	X4, [SP, #264]

0x4761dc STR	X20, [SP, #248]

0x4761e0 CBZ	X4, 4761f4

0x4761e4 MOVZ	X2, #24

0x4761e8 LDR	X0, [SP, #272]

0x4761ec MADD	X1, X4, X2, XZR

0x4761f0 BL	403da0

0x4761f4 LDR	X23, [SP, #224]

0x4761f8 STR	X19, [SP, #208]

0x4761fc CBZ	X23, 47620c

0x476200 LDR	X0, [SP, #232]

0x476204 UBFM	X1, X23, #61, #60

0x476208 BL	403da0

0x47620c ORR	X0, XZR, X24

0x476210 BL	404170

0x476214 ORR	X26, XZR, X0

0x476218 B	4760ac

0x47621c ADRP	X0,

0x476220 ADD	X0, X0, #2528

0x476224 BL	404100

0x476228 MOVZ	X0, #16

0x47622c ADRP	X21, 53f22c

0x476230 BL	403f40

0x476234 ADD	X1, X21, #3968

0x476238 ORR	X19, XZR, X0

0x47623c BL	403e10

0x476240 ADRP	X23,

0x476244 ADRP	X27,

0x476248 ORR	X0, XZR, X19

0x47624c ADD	X2, X23, #672

0x476250 ADD	X1, X27, #3424

0x476254 BL	404120

0x476258 B	476090

0x47625c B	476000

0x476260 ORR	X26, XZR, X0

0x476264 B	47609c

0x476268 ORR	X26, XZR, X0

0x47626c B	4760a4

0x476270 HINT	#0

0x476274 HINT	#0

0x476278 HINT	#0

0x47627c HINT	#0

Coverage (%)	Name	Source Location	Module
►53.90+	qmcplusplus::WaveFunction::eva[...]	WaveFunction.cpp:171	exec
○	main._omp_fn.0	miniqmc.cpp:397	exec
○	gomp_thread_start	team.c:130	libgomp.so.1.0.0
○	start_thread		libc.so.6
○	thread_start		libc.so.6
►45.04+	qmcplusplus::WaveFunction::eva[...]	WaveFunction.cpp:171	exec
○	main._omp_fn.0	miniqmc.cpp:397	exec
○	gomp_thread_start	team.c:130	libgomp.so.1.0.0
○	start_thread		libc.so.6
○	thread_start		libc.so.6

min	med	avg	max

Percentile Index	10	20	30	40	50	60	70	80	90	100
Value

min	med	avg	max

Percentile Index	10	20	30	40	50	60	70	80	90	100
Value

Path /

Average path: Display a virtual path defined by average values of all real paths

The code analyzed by CQA in that panel excludes loops and represents 0.00% of application time for run gcc_0

Source file and lines	DiracDeterminantRef.cpp:53-269
Module	exec

The function is defined in:

/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/new_allocator.h:104,172
/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/basic_string.h:809,3721
/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/stl_vector.h:993,1015-1018,1262-1263,1908-1909,1945-1949
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Platforms/CPU/SIMD/inner_product.hpp:82-83,155-156,210-212
/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/unique_ptr.h:193
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/OhmmsPETE/TinyVectorOps.h:110,129-131
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Utilities/OpenMP.h:38
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/OhmmsPETE/OhmmsVector.h:56,144,210,221-223,248-249
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/DiracDeterminantRef.cpp:53-55,231,238-269
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/DiracMatrix.h:29-37,76-77,83-86,96-101,108-121
/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/vector.tcc:811-820,849-851,908-910
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/DeterminantHelper.h:40-48
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/PETE/OperatorTags.h:63,94
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Platforms/CPU/SIMD/Mallocator.hpp:50-53,61,68-70,76-79
/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/stl_algobase.h:262
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/DelayedUpdate.h:79
/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/stl_uninitialized.h:1101-1102
/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/alloc_traits.h:273-277
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/SPOSet.h:106-111
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Platforms/CPU/BLAS.hpp:790,827
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/OhmmsPETE/TinyVector.h:62
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/OhmmsPETE/OhmmsMatrix.h:77-78,217

Warnings:
Ignoring paths for analysis

gain
potential
hint
expert

Code clean check

Detected a slowdown caused by scalar integer instructions (typically used for address computation). By removing them, you can lower the cost of an iteration from 28.00 to 4.08 cycles (6.86x speedup).

Workaround

Try to reorganize arrays of structures to structures of arrays
Consider to permute loops (see vectorization gain report)

Vectorization

Your function is not vectorized. Only 52% of vector register length is used (average across all VPU instructions).

Details

All VPU instructions are used in scalar version (process only one data element in vector registers).

Expensive FP math instructions/calls

Detected performance impact from expensive FP math instructions/calls. By removing/reexpressing them, you can lower the cost of an iteration from 28.00 to 21.00 cycles (1.33x speedup).

Matching between your function (in the source code) and the binary function

The binary function does not contain any FP arithmetical operations. The binary function is loading 92 bytes. The binary function is storing 172 bytes.

General properties

nb instructions	212
loop length	848
nb stack references	0

Front-end

FIT IN UOP CACHE

front end

26.00 cycles

Back-end

	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16
uops	28.00	28.00	27.83	27.83	27.83	27.83	27.83	27.83	0.50	0.50	0.00	0.00	9.50	9.17	9.33	7.00	7.00
cycles	28.00	28.00	27.83	27.83	27.83	27.83	27.83	27.83	0.50	0.50	0.00	0.00	9.50	9.17	9.33	7.00	7.00

Execution ports to units layout:

P0: BRU
P1: BRU
P2: ALU
P3: ALU
P4: ALU
P5: ALU
P6: ALU
P7: ALU
P8 (128 bits): VPU, FP store data, ALU, DIV/SQRT
P9 (128 bits): VPU, ALU, FP store data
P10 (128 bits): VPU, ALU, DIV/SQRT
P11 (128 bits): ALU, VPU
P12 (256 bits): store address, load
P13 (256 bits): store address, load
P14 (256 bits): load
P15 (64 bits): store data
P16 (64 bits): store data

Cycles executing div or sqrt instructions

Cycles summary

Front-end	26.00
Overall L1	28.00

Vectorization ratios

all	0%
load	0%
store	0%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	0%
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	0%

Cycles and memory resources usage

Assuming all data fit into the L1 cache, each call to the function takes 28.00 cycles. At this rate:

3% of peak load performance is reached (3.29 out of 96.00 bytes loaded per cycle (GB/s @ 1GHz))
12% of peak store performance is reached (6.14 out of 48.00 bytes stored per cycle (GB/s @ 1GHz))

ASM code

In the binary file, the address of the function is: 4746a0

Instruction	Nb FU	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16	Latency	Recip. throughput	Vectorization
STP X29, X30, [SP, #688]!	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
ADD X29, SP, #0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
STP X19, X20, [SP, #16]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X21, X22, [SP, #32]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
ORR X21, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
STP X23, X24, [SP, #48]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X25, X26, [SP, #64]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X27, X28, [SP, #80]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
LDR X0, [X0, #1128]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
STR X1, [SP, #128]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
STP X2, X3, [SP, #144]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
BL 4d5540 <_ZN11qmcplusplus9TimerTypeINSt6chrono3_V212system_clockEE5startEv>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
LDR X22, [X21, #1136]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
ADRP X0, <20045c6d4>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
ADD X4, X0, #320	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
LDR W2, [X21, #1144]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	scal (25.0%)
LDR W3, [X21, #1148]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	scal (25.0%)
LDR X1, [X22]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
STR W2, [SP, #120]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (25.0%)
LDR X8, [X1, #40]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	scal (50.0%)
CMP X8, X4	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.NE 4753b0 <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0xd10>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP W2, W3	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (25.0%)
B.GE 4753cc <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0xd2c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
LDR W5, [SP, #120]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	scal (25.0%)
ADD X6, X21, #336	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADRP X19, <543708>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X20, <54270c>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADD X23, X21, #168	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
STR X21, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
ADD X28, X21, #144	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X27, X21, #296	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X26, X21, #272	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X25, X21, #360	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MOVZ X24, #0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ORR X21, XZR, X22	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
SUB W3, W3, W5	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (25.0%)
ADD X19, X19, #120	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X20, X20, #2664	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ORR X22, XZR, X6	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
STR X3, [SP, #136]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
ADRP X28, <540f94>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADD X0, X28, #2528	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404100 <@plt_start@+0x410>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
MOVZ X0, #16	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADRP X21, <53ffa4>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
BL 403f40 <@plt_start@+0x250>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X1, X21, #3968	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ORR X19, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
BL 403e10 <@plt_start@+0x120>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X26, <200404fb8>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X20, <57ffbc>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ORR X0, XZR, X19	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X2, X26, #672	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X1, X20, #3424	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404120 <@plt_start@+0x430>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
MOVZ X0, #16	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADRP X21, <53ffd4>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
BL 403f40 <@plt_start@+0x250>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X1, X21, #3968	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ORR X19, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
BL 403e10 <@plt_start@+0x120>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X20, <200404fe8>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X22, <57ffec>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
ORR X0, XZR, X19	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X2, X20, #672	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X1, X22, #3424	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404120 <@plt_start@+0x430>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
MOVZ X0, #16	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 403f40 <@plt_start@+0x250>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X20, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X8, SP, #288	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ORR X0, XZR, X23	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 40d900 <_ZNSt7__cxx119to_stringEm>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X19, 53f030 <_ZNK11qmcplusplus27SoaDistanceTableABOMPTargetIdLj3ELi40EE15acquireResourceERNS_18ResourceCollectionERKNS_19RefVectorWithLeaderINS_13DistanceTableEEE+0x530>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
MOVZ X1, #0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X2, X19, #3848	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X0, SP, #288	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404010 <@plt_start@+0x320>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X1, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X0, SP, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404320 <@plt_start@+0x630>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X1, SP, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ORR X0, XZR, X20	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 403e40 <@plt_start@+0x150>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X0, SP, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADRP X23, <200404060>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
BL 404240 <@plt_start@+0x550>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X0, SP, #288	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADRP X26, <57f06c>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
BL 404240 <@plt_start@+0x550>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X0, XZR, X20	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X2, X23, #672	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X1, X26, #3424	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404120 <@plt_start@+0x430>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X0, <540084>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
ADD X0, X0, #2528	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404100 <@plt_start@+0x410>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X26, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X0, SP, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404240 <@plt_start@+0x550>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
MOVZ X0, #16	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 403f40 <@plt_start@+0x250>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X20, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X8, SP, #288	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ORR X0, XZR, X23	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 40d900 <_ZNSt7__cxx119to_stringEm>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X16, 53f0dc <_ZNK11qmcplusplus27SoaDistanceTableABOMPTargetIdLj3ELi40EE15acquireResourceERNS_18ResourceCollectionERKNS_19RefVectorWithLeaderINS_13DistanceTableEEE+0x5dc>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
MOVZ X1, #0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X2, X16, #3848	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X0, SP, #288	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404010 <@plt_start@+0x320>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X1, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X0, SP, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404320 <@plt_start@+0x630>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X1, SP, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ORR X0, XZR, X20	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 403e40 <@plt_start@+0x150>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X0, SP, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404240 <@plt_start@+0x550>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X0, SP, #288	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404240 <@plt_start@+0x550>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X18, <200404118>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X1, <57f11c>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
ORR X0, XZR, X20	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X2, X18, #672	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X1, X1, #3424	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404120 <@plt_start@+0x430>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
MOVZ X0, #16	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 403f40 <@plt_start@+0x250>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X20, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X8, SP, #288	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ORR X0, XZR, X23	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 40d900 <_ZNSt7__cxx119to_stringEm>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X19, 53f148 <_ZNK11qmcplusplus27SoaDistanceTableABOMPTargetIdLj3ELi40EE15acquireResourceERNS_18ResourceCollectionERKNS_19RefVectorWithLeaderINS_13DistanceTableEEE+0x648>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
MOVZ X1, #0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X2, X19, #3848	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X0, SP, #288	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404010 <@plt_start@+0x320>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X1, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X0, SP, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404320 <@plt_start@+0x630>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X1, SP, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ORR X0, XZR, X20	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 403e40 <@plt_start@+0x150>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X0, SP, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADRP X24, <200404178>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
BL 404240 <@plt_start@+0x550>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X0, SP, #288	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADRP X22, <57f184>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
BL 404240 <@plt_start@+0x550>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X0, XZR, X20	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X2, X24, #672	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X1, X22, #3424	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404120 <@plt_start@+0x430>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X26, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
B 4760a4 <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x1a04>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X26, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
B 47609c <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x19fc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X26, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
B 4760a4 <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x1a04>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
B 476090 <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x19f0>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X24, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
LDR X0, [SP, #304]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
STR D15, [SP, #96]	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50	scal (50.0%)
STR X19, [SP, #288]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
CBZ X0, 4761d8 <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x1b38>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
UBFM X1, X0, #61, #60	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
LDR X0, [SP, #312]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
BL 403da0 <@plt_start@+0xb0>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
LDR X4, [SP, #264]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	scal (50.0%)
STR X20, [SP, #248]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
CBZ X4, 4761f4 <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x1b54>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
MOVZ X2, #24	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
LDR X0, [SP, #272]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
MADD X1, X4, X2, XZR	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1	N/A
BL 403da0 <@plt_start@+0xb0>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
LDR X23, [SP, #224]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	scal (50.0%)
STR X19, [SP, #208]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
CBZ X23, 47620c <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x1b6c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
LDR X0, [SP, #232]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
UBFM X1, X23, #61, #60	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 403da0 <@plt_start@+0xb0>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X0, XZR, X24	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404170 <@plt_start@+0x480>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X26, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
B 4760ac <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x1a0c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X0, <54021c>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
ADD X0, X0, #2528	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404100 <@plt_start@+0x410>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
MOVZ X0, #16	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADRP X21, 53f22c <_ZNK11qmcplusplus27SoaDistanceTableABOMPTargetIdLj3ELi40EE15acquireResourceERNS_18ResourceCollectionERKNS_19RefVectorWithLeaderINS_13DistanceTableEEE+0x72c>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
BL 403f40 <@plt_start@+0x250>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X1, X21, #3968	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ORR X19, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
BL 403e10 <@plt_start@+0x120>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X23, <200404240>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X27, <57f244>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
ORR X0, XZR, X19	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X2, X23, #672	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X1, X27, #3424	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404120 <@plt_start@+0x430>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
B 476090 <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x19f0>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
B 476000 <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x1960>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X26, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
B 47609c <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x19fc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X26, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
B 4760a4 <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x1a04>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A

The code analyzed by CQA in that panel excludes loops and represents 0.00% of application time for run gcc_0

Source file and lines	DiracDeterminantRef.cpp:53-269
Module	exec

The function is defined in:

/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/new_allocator.h:104,172
/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/basic_string.h:809,3721
/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/stl_vector.h:993,1015-1018,1262-1263,1908-1909,1945-1949
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Platforms/CPU/SIMD/inner_product.hpp:82-83,155-156,210-212
/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/unique_ptr.h:193
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/OhmmsPETE/TinyVectorOps.h:110,129-131
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Utilities/OpenMP.h:38
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/OhmmsPETE/OhmmsVector.h:56,144,210,221-223,248-249
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/DiracDeterminantRef.cpp:53-55,231,238-269
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/DiracMatrix.h:29-37,76-77,83-86,96-101,108-121
/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/vector.tcc:811-820,849-851,908-910
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/DeterminantHelper.h:40-48
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/PETE/OperatorTags.h:63,94
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Platforms/CPU/SIMD/Mallocator.hpp:50-53,61,68-70,76-79
/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/stl_algobase.h:262
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/DelayedUpdate.h:79
/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/stl_uninitialized.h:1101-1102
/opt/arm/gcc-14.2.0_AmazonLinux-2023/include/c++/14.2.0/bits/alloc_traits.h:273-277
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/SPOSet.h:106-111
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Platforms/CPU/BLAS.hpp:790,827
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/OhmmsPETE/TinyVector.h:62
/home/hbollore/qaas/qaas-runs/174-135-6342/intel/miniqmc/build/miniqmc/src/Numerics/OhmmsPETE/OhmmsMatrix.h:77-78,217

Warnings:
Ignoring paths for analysis

gain
potential
hint
expert

Code clean check

Detected a slowdown caused by scalar integer instructions (typically used for address computation). By removing them, you can lower the cost of an iteration from 28.00 to 4.08 cycles (6.86x speedup).

Workaround

Try to reorganize arrays of structures to structures of arrays
Consider to permute loops (see vectorization gain report)

Vectorization

Your function is not vectorized. Only 52% of vector register length is used (average across all VPU instructions).

Details

All VPU instructions are used in scalar version (process only one data element in vector registers).

Expensive FP math instructions/calls

Detected performance impact from expensive FP math instructions/calls. By removing/reexpressing them, you can lower the cost of an iteration from 28.00 to 21.00 cycles (1.33x speedup).

Matching between your function (in the source code) and the binary function

The binary function does not contain any FP arithmetical operations. The binary function is loading 92 bytes. The binary function is storing 172 bytes.

General properties

nb instructions	212
loop length	848
nb stack references	0

Front-end

FIT IN UOP CACHE

front end

26.00 cycles

Back-end

	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16
uops	28.00	28.00	27.83	27.83	27.83	27.83	27.83	27.83	0.50	0.50	0.00	0.00	9.50	9.17	9.33	7.00	7.00
cycles	28.00	28.00	27.83	27.83	27.83	27.83	27.83	27.83	0.50	0.50	0.00	0.00	9.50	9.17	9.33	7.00	7.00

Execution ports to units layout:

P0: BRU
P1: BRU
P2: ALU
P3: ALU
P4: ALU
P5: ALU
P6: ALU
P7: ALU
P8 (128 bits): VPU, FP store data, ALU, DIV/SQRT
P9 (128 bits): VPU, ALU, FP store data
P10 (128 bits): VPU, ALU, DIV/SQRT
P11 (128 bits): ALU, VPU
P12 (256 bits): store address, load
P13 (256 bits): store address, load
P14 (256 bits): load
P15 (64 bits): store data
P16 (64 bits): store data

Cycles executing div or sqrt instructions

Cycles summary

Front-end	26.00
Overall L1	28.00

Vectorization ratios

all	0%
load	0%
store	0%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	0%
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	0%

Cycles and memory resources usage

Assuming all data fit into the L1 cache, each call to the function takes 28.00 cycles. At this rate:

3% of peak load performance is reached (3.29 out of 96.00 bytes loaded per cycle (GB/s @ 1GHz))
12% of peak store performance is reached (6.14 out of 48.00 bytes stored per cycle (GB/s @ 1GHz))

ASM code

In the binary file, the address of the function is: 4746a0

Instruction	Nb FU	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16	Latency	Recip. throughput	Vectorization
STP X29, X30, [SP, #688]!	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
ADD X29, SP, #0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
STP X19, X20, [SP, #16]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X21, X22, [SP, #32]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
ORR X21, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
STP X23, X24, [SP, #48]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X25, X26, [SP, #64]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X27, X28, [SP, #80]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
LDR X0, [X0, #1128]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
STR X1, [SP, #128]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
STP X2, X3, [SP, #144]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
BL 4d5540 <_ZN11qmcplusplus9TimerTypeINSt6chrono3_V212system_clockEE5startEv>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
LDR X22, [X21, #1136]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
ADRP X0, <20045c6d4>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
ADD X4, X0, #320	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
LDR W2, [X21, #1144]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	scal (25.0%)
LDR W3, [X21, #1148]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	scal (25.0%)
LDR X1, [X22]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
STR W2, [SP, #120]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (25.0%)
LDR X8, [X1, #40]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	scal (50.0%)
CMP X8, X4	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.NE 4753b0 <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0xd10>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP W2, W3	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (25.0%)
B.GE 4753cc <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0xd2c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
LDR W5, [SP, #120]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	scal (25.0%)
ADD X6, X21, #336	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADRP X19, <543708>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X20, <54270c>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADD X23, X21, #168	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
STR X21, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
ADD X28, X21, #144	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X27, X21, #296	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X26, X21, #272	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X25, X21, #360	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MOVZ X24, #0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ORR X21, XZR, X22	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
SUB W3, W3, W5	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (25.0%)
ADD X19, X19, #120	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X20, X20, #2664	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ORR X22, XZR, X6	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
STR X3, [SP, #136]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
ADRP X28, <540f94>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADD X0, X28, #2528	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404100 <@plt_start@+0x410>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
MOVZ X0, #16	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADRP X21, <53ffa4>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
BL 403f40 <@plt_start@+0x250>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X1, X21, #3968	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ORR X19, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
BL 403e10 <@plt_start@+0x120>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X26, <200404fb8>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X20, <57ffbc>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ORR X0, XZR, X19	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X2, X26, #672	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X1, X20, #3424	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404120 <@plt_start@+0x430>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
MOVZ X0, #16	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADRP X21, <53ffd4>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
BL 403f40 <@plt_start@+0x250>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X1, X21, #3968	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ORR X19, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
BL 403e10 <@plt_start@+0x120>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X20, <200404fe8>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X22, <57ffec>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
ORR X0, XZR, X19	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X2, X20, #672	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X1, X22, #3424	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404120 <@plt_start@+0x430>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
MOVZ X0, #16	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 403f40 <@plt_start@+0x250>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X20, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X8, SP, #288	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ORR X0, XZR, X23	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 40d900 <_ZNSt7__cxx119to_stringEm>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X19, 53f030 <_ZNK11qmcplusplus27SoaDistanceTableABOMPTargetIdLj3ELi40EE15acquireResourceERNS_18ResourceCollectionERKNS_19RefVectorWithLeaderINS_13DistanceTableEEE+0x530>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
MOVZ X1, #0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X2, X19, #3848	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X0, SP, #288	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404010 <@plt_start@+0x320>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X1, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X0, SP, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404320 <@plt_start@+0x630>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X1, SP, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ORR X0, XZR, X20	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 403e40 <@plt_start@+0x150>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X0, SP, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADRP X23, <200404060>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
BL 404240 <@plt_start@+0x550>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X0, SP, #288	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADRP X26, <57f06c>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
BL 404240 <@plt_start@+0x550>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X0, XZR, X20	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X2, X23, #672	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X1, X26, #3424	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404120 <@plt_start@+0x430>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X0, <540084>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
ADD X0, X0, #2528	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404100 <@plt_start@+0x410>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X26, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X0, SP, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404240 <@plt_start@+0x550>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
MOVZ X0, #16	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 403f40 <@plt_start@+0x250>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X20, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X8, SP, #288	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ORR X0, XZR, X23	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 40d900 <_ZNSt7__cxx119to_stringEm>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X16, 53f0dc <_ZNK11qmcplusplus27SoaDistanceTableABOMPTargetIdLj3ELi40EE15acquireResourceERNS_18ResourceCollectionERKNS_19RefVectorWithLeaderINS_13DistanceTableEEE+0x5dc>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
MOVZ X1, #0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X2, X16, #3848	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X0, SP, #288	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404010 <@plt_start@+0x320>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X1, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X0, SP, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404320 <@plt_start@+0x630>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X1, SP, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ORR X0, XZR, X20	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 403e40 <@plt_start@+0x150>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X0, SP, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404240 <@plt_start@+0x550>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X0, SP, #288	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404240 <@plt_start@+0x550>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X18, <200404118>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X1, <57f11c>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
ORR X0, XZR, X20	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X2, X18, #672	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X1, X1, #3424	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404120 <@plt_start@+0x430>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
MOVZ X0, #16	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 403f40 <@plt_start@+0x250>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X20, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X8, SP, #288	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ORR X0, XZR, X23	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 40d900 <_ZNSt7__cxx119to_stringEm>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X19, 53f148 <_ZNK11qmcplusplus27SoaDistanceTableABOMPTargetIdLj3ELi40EE15acquireResourceERNS_18ResourceCollectionERKNS_19RefVectorWithLeaderINS_13DistanceTableEEE+0x648>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
MOVZ X1, #0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X2, X19, #3848	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X0, SP, #288	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404010 <@plt_start@+0x320>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X1, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X0, SP, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404320 <@plt_start@+0x630>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X1, SP, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ORR X0, XZR, X20	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 403e40 <@plt_start@+0x150>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X0, SP, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADRP X24, <200404178>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
BL 404240 <@plt_start@+0x550>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X0, SP, #288	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADRP X22, <57f184>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
BL 404240 <@plt_start@+0x550>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X0, XZR, X20	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X2, X24, #672	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X1, X22, #3424	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404120 <@plt_start@+0x430>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X26, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
B 4760a4 <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x1a04>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X26, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
B 47609c <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x19fc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X26, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
B 4760a4 <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x1a04>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
B 476090 <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x19f0>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X24, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
LDR X0, [SP, #304]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
STR D15, [SP, #96]	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50	scal (50.0%)
STR X19, [SP, #288]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
CBZ X0, 4761d8 <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x1b38>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
UBFM X1, X0, #61, #60	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
LDR X0, [SP, #312]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
BL 403da0 <@plt_start@+0xb0>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
LDR X4, [SP, #264]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	scal (50.0%)
STR X20, [SP, #248]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
CBZ X4, 4761f4 <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x1b54>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
MOVZ X2, #24	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
LDR X0, [SP, #272]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
MADD X1, X4, X2, XZR	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1	N/A
BL 403da0 <@plt_start@+0xb0>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
LDR X23, [SP, #224]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	scal (50.0%)
STR X19, [SP, #208]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
CBZ X23, 47620c <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x1b6c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
LDR X0, [SP, #232]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
UBFM X1, X23, #61, #60	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 403da0 <@plt_start@+0xb0>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X0, XZR, X24	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404170 <@plt_start@+0x480>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X26, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
B 4760ac <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x1a0c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X0, <54021c>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
ADD X0, X0, #2528	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404100 <@plt_start@+0x410>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
MOVZ X0, #16	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADRP X21, 53f22c <_ZNK11qmcplusplus27SoaDistanceTableABOMPTargetIdLj3ELi40EE15acquireResourceERNS_18ResourceCollectionERKNS_19RefVectorWithLeaderINS_13DistanceTableEEE+0x72c>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
BL 403f40 <@plt_start@+0x250>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X1, X21, #3968	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ORR X19, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
BL 403e10 <@plt_start@+0x120>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X23, <200404240>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X27, <57f244>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
ORR X0, XZR, X19	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X2, X23, #672	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X1, X27, #3424	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 404120 <@plt_start@+0x430>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
B 476090 <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x19f0>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
B 476000 <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x1960>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X26, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
B 47609c <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x19fc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X26, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
B 4760a4 <_ZN16miniqmcreference19DiracDeterminantRefIN11qmcplusplus13DelayedUpdateIddEEE11evaluateLogERNS1_11ParticleSetERNS1_14ParticleAttribINS1_10TinyVectorIdLj3EEESaIS9_EEERNS7_IdSaIdEEE+0x1a04>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A
HINT #0																					N/A

Name	Coverage (%)	Time (s)
▼miniqmcreference::DiracDeterminantRef >::evaluateLog(qmcplusplus::ParticleSet&, qmcplusplus::ParticleAttrib, std::allocator > >&, qmcplusplus...–	0.15	0.20
○Loop 1362 - vector.tcc:849-849 - exec	0.00	0.00
○Loop 1361 - basic_string.h:809-809 - exec	0.00	0.00
▼Loop 1363 - OhmmsVector.h:56-249 - exec–	0.00	0.00
▼Loop 1367 - stl_vector.h:993-1949 - exec–	0.00	0.00
○Loop 1372 - DiracMatrix.h:112-113 - exec	0.00	0.00
▼Loop 1368 - DiracDeterminantRef.cpp:247-252 - exec–	0.00	0.00
○Loop 1371 - inner_product.hpp:155-155 - exec	0.06	0.09
○Loop 1370 - inner_product.hpp:82-83 - exec	0.02	0.03
○Loop 1369 - inner_product.hpp:82-83 - exec	0.00	0.00
○Loop 1376 - stl_uninitialized.h:1102-1102 - exec	0.00	0.00
○Loop 1378 - stl_uninitialized.h:1102-1102 - exec	0.00	0.00
○Loop 1364 - DiracMatrix.h:31-35 - exec	0.00	0.00
▼Loop 1365 - OhmmsMatrix.h:217-217 - exec–	0.00	0.00
○Loop 1366 - SPOSet.h:106-111 - exec	0.00	0.01
○Loop 1375 - stl_uninitialized.h:1102-1102 - exec	0.00	0.00
○Loop 1377 - stl_uninitialized.h:1102-1102 - exec	0.00	0.00
○Loop 1374 - stl_uninitialized.h:1102-1102 - exec	0.00	0.00
▼Loop 1380 - inner_product.hpp:210-212 - exec–	0.00	0.00
○Loop 1379 - inner_product.hpp:211-212 - exec	0.06	0.08
○Loop 1373 - stl_uninitialized.h:1102-1102 - exec	0.00	0.00

Report Configuration

Code clean check

Workaround

Vectorization

Details

Expensive FP math instructions/calls

Matching between your function (in the source code) and the binary function

General properties

Front-end

Back-end

Cycles summary

Vectorization ratios

Cycles and memory resources usage

ASM code

Code clean check

Workaround

Vectorization

Details

Expensive FP math instructions/calls

Matching between your function (in the source code) and the binary function

General properties

Front-end

Back-end

Cycles summary

Vectorization ratios

Cycles and memory resources usage

ASM code