OV - exec - Function miniqmcreference::TwoBodyJastrowRef<qmcplusplus::BsplineFunctor<double> >::evaluateRatios(qmcplusplus::VirtualParticleSet&, std::vector<double, std::allocator<double> >&)

	Function: miniqmcreference::TwoBodyJastrowRef<qmcplusplus::BsplineFunctor<double> >::evaluateRatios( ...	Module: exec	Source: TwoBodyJastrowRef.h:105-132 [...]	Coverage (incl. loops): 2.19% \| (excl. loops): 0.00%

/cluster/comp/gcc/14.2.0/include/c++/14.2.0/bits/refwrap.h: 351 - 351

--------------------------------------------------------------------------------

351:       { return *_M_data; }

/cluster/comp/gcc/14.2.0/include/c++/14.2.0/bits/stl_vector.h: 993 - 1150

--------------------------------------------------------------------------------

993:       { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }

[...]

1131: 	return *(this->_M_impl._M_start + __n);

[...]

1147:       operator[](size_type __n) const _GLIBCXX_NOEXCEPT

1148:       {

1149: 	__glibcxx_requires_subscript(__n);

1150: 	return *(this->_M_impl._M_start + __n);

/cluster/comp/gcc/14.2.0/include/c++/14.2.0/optional: 991 - 993

--------------------------------------------------------------------------------

991: 	if (this->_M_is_engaged())

992: 	  return this->_M_get();

993: 	__throw_bad_optional_access();

/home/eoseret/qaas_runs_GNR/173-773-5521/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/Jastrow/BsplineFunctor.h: 231 - 260

--------------------------------------------------------------------------------

231:   ASSUME_ALIGNED(distArrayCompressed);

232:   int iCount       = 0;

233:   const int iLimit = iEnd - iStart;

234:

235: #pragma vector always

236:   for (int jat = 0; jat < iLimit; jat++)

237:   {

238:     real_type r = distArray[jat];

239:     // pick the distances smaller than the cutoff and avoid the reference atom

240:     if (r < cutoff_radius && iStart + jat != iat)

241:       distArrayCompressed[iCount++] = distArray[jat];

242:   }

243:

244:   real_type d = 0.0;

245:   //#pragma omp simd reduction(+:d)

246:   for (int jat = 0; jat < iCount; jat++)

247:   {

248:     real_type r = distArrayCompressed[jat];

249:     r *= DeltaRInv;

250:     int i         = (int)r;

251:     real_type t   = r - real_type(i);

252:     real_type tp0 = t * t * t;

253:     real_type tp1 = t * t;

254:     real_type tp2 = t;

255:

256:     real_type d1 = SplineCoefs[i + 0] * (A[0] * tp0 + A[1] * tp1 + A[2] * tp2 + A[3]);

257:     real_type d2 = SplineCoefs[i + 1] * (A[4] * tp0 + A[5] * tp1 + A[6] * tp2 + A[7]);

258:     real_type d3 = SplineCoefs[i + 2] * (A[8] * tp0 + A[9] * tp1 + A[10] * tp2 + A[11]);

259:     real_type d4 = SplineCoefs[i + 3] * (A[12] * tp0 + A[13] * tp1 + A[14] * tp2 + A[15]);

260:     d += (d1 + d2 + d3 + d4);

/home/eoseret/qaas_runs_GNR/173-773-5521/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/Jastrow/TwoBodyJastrowRef.h: 105 - 132

--------------------------------------------------------------------------------

105:   void evaluateRatios(VirtualParticleSet& VP, std::vector<ValueType>& ratios)

106:   {

107:     for (int k = 0; k < ratios.size(); ++k)

108:       ratios[k] = std::exp(Uat[VP.refPtcl] - computeU(VP.getRefPS(), VP.refPtcl, VP.getDistTableAB(myTableID).getDistRow(k).data()));

109:   }

[...]

125:     valT curUat(0);

126:     const int igt = P.GroupID[iat] * NumGroups;

127:     for (int jg = 0; jg < NumGroups; ++jg)

128:     {

129:       const FuncType& f2(*F[igt + jg]);

130:       int iStart = P.first(jg);

131:       int iEnd   = P.last(jg);

132:       curUat += f2.evaluateV(iat, iStart, iEnd, dist, DistCompressed.data());

/home/eoseret/qaas_runs_GNR/173-773-5521/intel/miniqmc/build/miniqmc/src/Numerics/OhmmsPETE/OhmmsVector.h: 221 - 249

--------------------------------------------------------------------------------

221:   inline Type_t& operator[](size_t i)

222:   {

223:     return X[i];

[...]

249:   inline const_pointer data() const { return X; }

/home/eoseret/qaas_runs_GNR/173-773-5521/intel/miniqmc/build/miniqmc/src/Particle/ParticleSet.h: 313 - 316

--------------------------------------------------------------------------------

313:   inline int first(int igroup) const { return (*group_offsets_)[igroup]; }

314:

315:   ///return the last index of a group i

316:   inline int last(int igroup) const { return (*group_offsets_)[igroup + 1]; }

0x433c30 LEA	0x8(%RSP),%R10

0x433c35 AND	$-0x20,%RSP

0x433c39 PUSHQ	-0x8(%R10)

0x433c3d PUSH	%RBP

0x433c3e MOV	%RSP,%RBP

0x433c41 PUSH	%R15

0x433c43 PUSH	%R14

0x433c45 PUSH	%R13

0x433c47 PUSH	%R12

0x433c49 PUSH	%R10

0x433c4b PUSH	%RBX

0x433c4c SUB	$0x180,%RSP

0x433c53 MOV	0x8(%RDX),%RAX

0x433c57 MOV	%RSI,-0x1a0(%RBP)

0x433c5e CMP	%RAX,(%RDX)

0x433c61 JE	434949

0x433c67 MOV	%RDX,%R9

0x433c6a MOVSXD	0x2a0(%RSI),%RDX

0x433c71 MOV	%R9,-0x1a8(%RBP)

0x433c78 MOV	%RDX,-0x188(%RBP)

0x433c7f MOV	%RDI,%RBX

0x433c82 XOR	%R14D,%R14D

0x433c85 NOPL	(%RAX)

(380) 0x433c88 MOV	-0x188(%RBP),%RDI

(380) 0x433c8f MOV	0xd8(%RBX),%RCX

(380) 0x433c96 MOV	-0x1a0(%RBP),%R15

(380) 0x433c9d VMOVSD	(%RCX,%RDI,8),%XMM0

(380) 0x433ca2 MOV	0x248(%RBX),%ESI

(380) 0x433ca8 MOV	%R15,%RDI

(380) 0x433cab VMOVSD	%XMM0,-0x50(%RBP)

(380) 0x433cb0 CALL	4c58b0 <_ZNK11qmcplusplus11ParticleSet14getDistTableABEi>

(380) 0x433cb5 MOV	0x48(%RAX),%R11

(380) 0x433cb9 LEA	(%R14,%R14,4),%R8

(380) 0x433cbd LEA	(%R11,%R8,8),%R12

(380) 0x433cc1 MOV	0x18(%R12),%R13

(380) 0x433cc6 CMPB	$0,0x298(%R15)

(380) 0x433cce MOV	%R13,-0x180(%RBP)

(380) 0x433cd5 MOV	0x2a0(%R15),%R9D

(380) 0x433cdc JE	43496f

(380) 0x433ce2 MOV	0x290(%R15),%R10

(380) 0x433ce9 MOVSXD	%R9D,%RDI

(380) 0x433cec MOV	0x18(%R10),%RAX

(380) 0x433cf0 MOV	0xa0(%RBX),%R15

(380) 0x433cf7 MOV	(%RAX,%RDI,4),%EDX

(380) 0x433cfa MOV	%RDI,-0x188(%RBP)

(380) 0x433d01 IMUL	%R15D,%EDX

(380) 0x433d05 TEST	%R15,%R15

(380) 0x433d08 VMOVSD	-0x50(%RBP),%XMM0

(380) 0x433d0d MOVSXD	%EDX,%R8

(380) 0x433d10 JE	434919

(380) 0x433d16 MOV	0x268(%R10),%RCX

(380) 0x433d1d MOV	0x200(%RBX),%R11

(380) 0x433d24 MOV	$0x2,%R10D

(380) 0x433d2a MOV	$0x1,%EAX

(380) 0x433d2f MOV	%R15,-0x178(%RBP)

(380) 0x433d36 MOV	%RBX,-0x198(%RBP)

(380) 0x433d3d VPBROADCASTD	%EAX,%YMM4

(380) 0x433d43 VPBROADCASTD	%R10D,%YMM1

(380) 0x433d49 MOV	0x18(%RCX),%R12

(380) 0x433d4d MOV	0x1d0(%RBX),%RSI

(380) 0x433d54 MOV	%R14,-0x190(%RBP)

(380) 0x433d5b LEA	(%R11,%R8,8),%R13

(380) 0x433d5f VXORPD	%XMM9,%XMM9,%XMM9

(380) 0x433d64 XOR	%EDI,%EDI

(380) 0x433d66 VMOVDQA	%YMM4,-0xd0(%RBP)

(380) 0x433d6e VMOVDQA	%YMM1,-0xf0(%RBP)

(380) 0x433d76 VMOVQ	%XMM0,%R14

(380) 0x433d7b KXNORB	%K1,%K1,%K1

(380) 0x433d7f NOP

  (381) 0x433d80 MOVSXD	(%R12,%RDI,4),%R8

  (381) 0x433d84 MOV	(%R13,%RDI,8),%R15

  (381) 0x433d89 INC	%RDI

  (381) 0x433d8c MOV	(%R12,%RDI,4),%EBX

  (381) 0x433d90 MOV	%R8,%RCX

  (381) 0x433d93 CMP	%R8D,%EBX

  (381) 0x433d96 JLE	4348f1

  (381) 0x433d9c MOV	-0x180(%RBP),%RDX

  (381) 0x433da3 MOV	%EBX,%R11D

  (381) 0x433da6 SUB	%ECX,%R11D

  (381) 0x433da9 LEA	(%RDX,%R8,8),%R8

  (381) 0x433dad VMOVSD	0x8(%R15),%XMM2

  (381) 0x433db3 MOV	%ECX,%EAX

  (381) 0x433db5 XOR	%EDX,%EDX

  (381) 0x433db7 AND	$0x7,%R11D

  (381) 0x433dbb JE	433ee0

  (381) 0x433dc1 CMP	$0x1,%R11D

  (381) 0x433dc5 JE	433eb6

  (381) 0x433dcb CMP	$0x2,%R11D

  (381) 0x433dcf JE	433e95

  (381) 0x433dd5 CMP	$0x3,%R11D

  (381) 0x433dd9 JE	433e73

  (381) 0x433ddf CMP	$0x4,%R11D

  (381) 0x433de3 JE	433e52

  (381) 0x433de5 CMP	$0x5,%R11D

  (381) 0x433de9 JE	433e32

  (381) 0x433deb CMP	$0x6,%R11D

  (381) 0x433def JE	433e11

  (381) 0x433df1 VMOVSD	(%R8),%XMM3

  (381) 0x433df6 VCOMISD	%XMM3,%XMM2

  (381) 0x433dfa JBE	433e0a

  (381) 0x433dfc CMP	%ECX,%R9D

  (381) 0x433dff JE	433e0a

  (381) 0x433e01 VMOVSD	%XMM3,(%RSI)

  (381) 0x433e05 MOV	$0x1,%EDX

  (381) 0x433e0a ADD	$0x8,%R8

  (381) 0x433e0e LEA	0x1(%RCX),%EAX

  (381) 0x433e11 VMOVSD	(%R8),%XMM5

  (381) 0x433e16 VCOMISD	%XMM5,%XMM2

  (381) 0x433e1a JBE	433e2c

  (381) 0x433e1c CMP	%EAX,%R9D

  (381) 0x433e1f JE	433e2c

  (381) 0x433e21 MOVSXD	%EDX,%R10

  (381) 0x433e24 VMOVSD	%XMM5,(%RSI,%R10,8)

  (381) 0x433e2a INC	%EDX

  (381) 0x433e2c ADD	$0x8,%R8

  (381) 0x433e30 INC	%EAX

  (381) 0x433e32 VMOVSD	(%R8),%XMM6

  (381) 0x433e37 VCOMISD	%XMM6,%XMM2

  (381) 0x433e3b JBE	433e4c

  (381) 0x433e3d CMP	%EAX,%R9D

  (381) 0x433e40 JE	433e4c

  (381) 0x433e42 MOVSXD	%EDX,%RCX

  (381) 0x433e45 VMOVSD	%XMM6,(%RSI,%RCX,8)

  (381) 0x433e4a INC	%EDX

  (381) 0x433e4c ADD	$0x8,%R8

  (381) 0x433e50 INC	%EAX

  (381) 0x433e52 VMOVSD	(%R8),%XMM7

  (381) 0x433e57 VCOMISD	%XMM7,%XMM2

  (381) 0x433e5b JBE	433e6d

  (381) 0x433e5d CMP	%EAX,%R9D

  (381) 0x433e60 JE	433e6d

  (381) 0x433e62 MOVSXD	%EDX,%R11

  (381) 0x433e65 VMOVSD	%XMM7,(%RSI,%R11,8)

  (381) 0x433e6b INC	%EDX

  (381) 0x433e6d ADD	$0x8,%R8

  (381) 0x433e71 INC	%EAX

  (381) 0x433e73 VMOVSD	(%R8),%XMM8

  (381) 0x433e78 VCOMISD	%XMM8,%XMM2

  (381) 0x433e7d JBE	433e8f

  (381) 0x433e7f CMP	%EAX,%R9D

  (381) 0x433e82 JE	433e8f

  (381) 0x433e84 MOVSXD	%EDX,%R10

  (381) 0x433e87 VMOVSD	%XMM8,(%RSI,%R10,8)

  (381) 0x433e8d INC	%EDX

  (381) 0x433e8f ADD	$0x8,%R8

  (381) 0x433e93 INC	%EAX

  (381) 0x433e95 VMOVSD	(%R8),%XMM10

  (381) 0x433e9a VCOMISD	%XMM10,%XMM2

  (381) 0x433e9f JBE	433eb0

  (381) 0x433ea1 CMP	%EAX,%R9D

  (381) 0x433ea4 JE	433eb0

  (381) 0x433ea6 MOVSXD	%EDX,%RCX

  (381) 0x433ea9 VMOVSD	%XMM10,(%RSI,%RCX,8)

  (381) 0x433eae INC	%EDX

  (381) 0x433eb0 ADD	$0x8,%R8

  (381) 0x433eb4 INC	%EAX

  (381) 0x433eb6 VMOVSD	(%R8),%XMM11

  (381) 0x433ebb VCOMISD	%XMM11,%XMM2

  (381) 0x433ec0 JBE	433ed2

  (381) 0x433ec2 CMP	%EAX,%R9D

  (381) 0x433ec5 JE	433ed2

  (381) 0x433ec7 MOVSXD	%EDX,%R11

  (381) 0x433eca VMOVSD	%XMM11,(%RSI,%R11,8)

  (381) 0x433ed0 INC	%EDX

  (381) 0x433ed2 INC	%EAX

  (381) 0x433ed4 ADD	$0x8,%R8

  (381) 0x433ed8 CMP	%EBX,%EAX

  (381) 0x433eda JE	433fea

    (382) 0x433ee0 VMOVSD	(%R8),%XMM12

    (382) 0x433ee5 VCOMISD	%XMM12,%XMM2

    (382) 0x433eea JBE	433efc

    (382) 0x433eec CMP	%EAX,%R9D

    (382) 0x433eef JE	433efc

    (382) 0x433ef1 MOVSXD	%EDX,%R10

    (382) 0x433ef4 VMOVSD	%XMM12,(%RSI,%R10,8)

    (382) 0x433efa INC	%EDX

    (382) 0x433efc VMOVSD	0x8(%R8),%XMM13

    (382) 0x433f02 INC	%EAX

    (382) 0x433f04 VCOMISD	%XMM13,%XMM2

    (382) 0x433f09 LEA	0x8(%R8),%RCX

    (382) 0x433f0d JBE	433f1f

    (382) 0x433f0f CMP	%EAX,%R9D

    (382) 0x433f12 JE	433f1f

    (382) 0x433f14 MOVSXD	%EDX,%R8

    (382) 0x433f17 VMOVSD	%XMM13,(%RSI,%R8,8)

    (382) 0x433f1d INC	%EDX

    (382) 0x433f1f VMOVSD	0x8(%RCX),%XMM14

    (382) 0x433f24 LEA	0x1(%RAX),%R11D

    (382) 0x433f28 VCOMISD	%XMM14,%XMM2

    (382) 0x433f2d JBE	433f3f

    (382) 0x433f2f CMP	%R11D,%R9D

    (382) 0x433f32 JE	433f3f

    (382) 0x433f34 MOVSXD	%EDX,%R10

    (382) 0x433f37 VMOVSD	%XMM14,(%RSI,%R10,8)

    (382) 0x433f3d INC	%EDX

    (382) 0x433f3f VMOVSD	0x10(%RCX),%XMM15

    (382) 0x433f44 LEA	0x2(%RAX),%R8D

    (382) 0x433f48 VCOMISD	%XMM15,%XMM2

    (382) 0x433f4d JBE	433f5f

    (382) 0x433f4f CMP	%R8D,%R9D

    (382) 0x433f52 JE	433f5f

    (382) 0x433f54 MOVSXD	%EDX,%R11

    (382) 0x433f57 VMOVSD	%XMM15,(%RSI,%R11,8)

    (382) 0x433f5d INC	%EDX

    (382) 0x433f5f VMOVSD	0x18(%RCX),%XMM0

    (382) 0x433f64 LEA	0x3(%RAX),%R10D

    (382) 0x433f68 VCOMISD	%XMM0,%XMM2

    (382) 0x433f6c JBE	433f7e

    (382) 0x433f6e CMP	%R10D,%R9D

    (382) 0x433f71 JE	433f7e

    (382) 0x433f73 MOVSXD	%EDX,%R8

    (382) 0x433f76 VMOVSD	%XMM0,(%RSI,%R8,8)

    (382) 0x433f7c INC	%EDX

    (382) 0x433f7e VMOVSD	0x20(%RCX),%XMM4

    (382) 0x433f83 LEA	0x4(%RAX),%R11D

    (382) 0x433f87 VCOMISD	%XMM4,%XMM2

    (382) 0x433f8b JBE	433f9d

    (382) 0x433f8d CMP	%R11D,%R9D

    (382) 0x433f90 JE	433f9d

    (382) 0x433f92 MOVSXD	%EDX,%R10

    (382) 0x433f95 VMOVSD	%XMM4,(%RSI,%R10,8)

    (382) 0x433f9b INC	%EDX

    (382) 0x433f9d VMOVSD	0x28(%RCX),%XMM1

    (382) 0x433fa2 LEA	0x5(%RAX),%R8D

    (382) 0x433fa6 VCOMISD	%XMM1,%XMM2

    (382) 0x433faa JBE	433fbc

    (382) 0x433fac CMP	%R8D,%R9D

    (382) 0x433faf JE	433fbc

    (382) 0x433fb1 MOVSXD	%EDX,%R11

    (382) 0x433fb4 VMOVSD	%XMM1,(%RSI,%R11,8)

    (382) 0x433fba INC	%EDX

    (382) 0x433fbc VMOVSD	0x30(%RCX),%XMM3

    (382) 0x433fc1 LEA	0x6(%RAX),%R10D

    (382) 0x433fc5 VCOMISD	%XMM3,%XMM2

    (382) 0x433fc9 JBE	433fdb

    (382) 0x433fcb CMP	%R10D,%R9D

    (382) 0x433fce JE	433fdb

    (382) 0x433fd0 MOVSXD	%EDX,%R8

    (382) 0x433fd3 VMOVSD	%XMM3,(%RSI,%R8,8)

    (382) 0x433fd9 INC	%EDX

    (382) 0x433fdb ADD	$0x7,%EAX

    (382) 0x433fde LEA	0x38(%RCX),%R8

    (382) 0x433fe2 CMP	%EBX,%EAX

    (382) 0x433fe4 JNE	433ee0

  (381) 0x433fea TEST	%EDX,%EDX

  (381) 0x433fec JE	4348f1

  (381) 0x433ff2 VMOVSD	0x30(%R15),%XMM3

  (381) 0x433ff8 VMOVSD	0x50(%R15),%XMM0

  (381) 0x433ffe VMOVSD	0x58(%R15),%XMM7

  (381) 0x434004 VMOVSD	0x68(%R15),%XMM15

  (381) 0x43400a VMOVSD	0x70(%R15),%XMM14

  (381) 0x434010 VMOVSD	0x78(%R15),%XMM13

  (381) 0x434016 VMOVSD	0x80(%R15),%XMM11

  (381) 0x43401f VMOVSD	0x88(%R15),%XMM12

  (381) 0x434028 VMOVSD	0x90(%R15),%XMM31

  (381) 0x43402f MOV	0x238(%R15),%R10

  (381) 0x434036 MOV	0x218(%R15),%RAX

  (381) 0x43403d VMOVSD	0x18(%R15),%XMM8

  (381) 0x434043 VMOVSD	0x20(%R15),%XMM6

  (381) 0x434049 VMOVSD	0x28(%R15),%XMM1

  (381) 0x43404f VMOVSD	0x38(%R15),%XMM2

  (381) 0x434055 VMOVSD	0x40(%R15),%XMM10

  (381) 0x43405b VMOVSD	0x48(%R15),%XMM4

  (381) 0x434061 VMOVSD	0x60(%R15),%XMM5

  (381) 0x434067 LEA	-0x1(%RDX),%R15D

  (381) 0x43406b VMOVSD	%XMM3,-0xf8(%RBP)

  (381) 0x434073 VMOVSD	%XMM0,-0x100(%RBP)

  (381) 0x43407b VMOVSD	%XMM7,-0x108(%RBP)

  (381) 0x434083 VMOVSD	%XMM15,-0x110(%RBP)

  (381) 0x43408b VMOVSD	%XMM14,-0x118(%RBP)

  (381) 0x434093 VMOVSD	%XMM13,-0x120(%RBP)

  (381) 0x43409b VMOVSD	%XMM11,-0x128(%RBP)

  (381) 0x4340a3 VMOVSD	%XMM12,-0x130(%RBP)

  (381) 0x4340ab VMOVSD	%XMM31,-0x138(%RBP)

  (381) 0x4340b2 CMP	$0x6,%R15D

  (381) 0x4340b6 JBE	434960

  (381) 0x4340bc MOV	%EDX,%R8D

  (381) 0x4340bf VBROADCASTSD	%XMM3,%YMM24

  (381) 0x4340c5 SHR	$0x3,%R8D

  (381) 0x4340c9 VBROADCASTSD	%XMM0,%YMM3

  (381) 0x4340ce VBROADCASTSD	%XMM7,%YMM0

  (381) 0x4340d3 VBROADCASTSD	%XMM15,%YMM7

  (381) 0x4340d8 VBROADCASTSD	%XMM31,%YMM15

  (381) 0x4340de VMOVQ	%R10,%XMM29

  (381) 0x4340e4 VMOVAPD	%YMM15,-0xb0(%RBP)

  (381) 0x4340ec SAL	$0x6,%R8

  (381) 0x4340f0 VXORPD	%XMM15,%XMM15,%XMM15

  (381) 0x4340f5 VBROADCASTSD	%XMM29,%YMM28

  (381) 0x4340fb VBROADCASTSD	%XMM14,%YMM20

  (381) 0x434101 VBROADCASTSD	%XMM8,%YMM27

  (381) 0x434107 VBROADCASTSD	%XMM6,%YMM26

  (381) 0x43410d VBROADCASTSD	%XMM1,%YMM25

  (381) 0x434113 VBROADCASTSD	%XMM2,%YMM23

  (381) 0x434119 VBROADCASTSD	%XMM10,%YMM22

  (381) 0x43411f VBROADCASTSD	%XMM4,%YMM21

  (381) 0x434125 VMOVAPD	%YMM3,-0x50(%RBP)

  (381) 0x43412a VMOVAPD	%YMM0,-0x70(%RBP)

  (381) 0x43412f VBROADCASTSD	%XMM5,%YMM29

  (381) 0x434135 VMOVAPD	%YMM7,-0x90(%RBP)

  (381) 0x43413d VBROADCASTSD	%XMM13,%YMM19

  (381) 0x434143 VBROADCASTSD	%XMM11,%YMM18

  (381) 0x434149 VBROADCASTSD	%XMM12,%YMM17

  (381) 0x43414f MOV	%RSI,%R11

  (381) 0x434152 ADD	%RSI,%R8

  (381) 0x434155 VMOVAPD	%YMM15,%YMM14

  (381) 0x43415a VMOVSD	%XMM8,-0x140(%RBP)

  (381) 0x434162 VMOVSD	%XMM6,-0x148(%RBP)

  (381) 0x43416a VMOVSD	%XMM1,-0x150(%RBP)

  (381) 0x434172 VMOVSD	%XMM2,-0x158(%RBP)

  (381) 0x43417a VMOVSD	%XMM10,-0x160(%RBP)

  (381) 0x434182 VMOVSD	%XMM4,-0x168(%RBP)

  (381) 0x43418a VMOVSD	%XMM5,-0x170(%RBP)

  (381) 0x434192 VMOVQ	%XMM9,%R15

  (381) 0x434197 NOPW	(%RAX,%RAX,1)

    (383) 0x4341a0 VMULPD	(%R11),%YMM28,%YMM9

    (383) 0x4341a6 VMULPD	0x20(%R11),%YMM28,%YMM8

    (383) 0x4341ad KMOVB	%K1,%K3

    (383) 0x4341b1 KMOVB	%K1,%K2

    (383) 0x4341b5 KMOVB	%K1,%K5

    (383) 0x4341b9 VRNDSCALEPD	$0xb,%YMM9,%YMM2

    (383) 0x4341c0 VRNDSCALEPD	$0xb,%YMM8,%YMM10

    (383) 0x4341c7 VCVTTPD2DQ	%YMM8,%XMM1

    (383) 0x4341cc VCVTTPD2DQ	%YMM9,%XMM6

    (383) 0x4341d1 VINSERTI32X4	$0x1,%XMM1,%YMM6,%YMM1

    (383) 0x4341d8 VPERM2I128	$0x11,%YMM1,%YMM1,%YMM5

    (383) 0x4341de VSUBPD	%YMM2,%YMM9,%YMM3

    (383) 0x4341e2 VSUBPD	%YMM10,%YMM8,%YMM4

    (383) 0x4341e7 VPADDD	-0xd0(%RBP),%YMM1,%YMM9

    (383) 0x4341ef VMULPD	%YMM3,%YMM3,%YMM2

    (383) 0x4341f3 VMULPD	%YMM4,%YMM4,%YMM0

    (383) 0x4341f7 VMOVAPD	%YMM3,%YMM12

    (383) 0x4341fb VFMADD132PD	%YMM25,%YMM24,%YMM12

    (383) 0x434201 VMOVAPD	%YMM4,%YMM7

    (383) 0x434205 VMULPD	%YMM3,%YMM2,%YMM10

    (383) 0x434209 VMULPD	%YMM26,%YMM2,%YMM13

    (383) 0x43420f VMULPD	%YMM0,%YMM4,%YMM8

    (383) 0x434213 VMULPD	%YMM26,%YMM0,%YMM11

    (383) 0x434219 VFMADD132PD	%YMM25,%YMM24,%YMM7

    (383) 0x43421f VGATHERDPD	(%RAX,%XMM5,8),%YMM16{%K3}

    (383) 0x434226 VFMADD231PD	%YMM27,%YMM10,%YMM13

    (383) 0x43422c VPERM2I128	$0x11,%YMM9,%YMM9,%YMM5

    (383) 0x434232 VFMADD231PD	%YMM27,%YMM8,%YMM11

    (383) 0x434238 VGATHERDPD	(%RAX,%XMM6,8),%YMM30{%K2}

    (383) 0x43423f VGATHERDPD	(%RAX,%XMM5,8),%YMM6{%K5}

    (383) 0x434246 VADDPD	%YMM13,%YMM12,%YMM12

    (383) 0x43424b VMULPD	%YMM22,%YMM0,%YMM13

    (383) 0x434251 VADDPD	%YMM7,%YMM11,%YMM7

    (383) 0x434255 VMOVAPD	-0x50(%RBP),%YMM11

    (383) 0x43425a VMULPD	%YMM22,%YMM2,%YMM5

    (383) 0x434260 KMOVB	%K1,%K4

    (383) 0x434264 VFMADD231PD	%YMM23,%YMM8,%YMM13

    (383) 0x43426a VGATHERDPD	(%RAX,%XMM9,8),%YMM31{%K4}

    (383) 0x434271 VMOVAPD	%YMM11,%YMM9

    (383) 0x434276 VFMADD231PD	%YMM21,%YMM4,%YMM11

    (383) 0x43427c VFMADD231PD	%YMM21,%YMM3,%YMM9

    (383) 0x434282 VFMADD231PD	%YMM23,%YMM10,%YMM5

    (383) 0x434288 KMOVB	%K1,%K6

    (383) 0x43428c KMOVB	%K1,%K7

    (383) 0x434290 VADDPD	%YMM13,%YMM11,%YMM13

    (383) 0x434295 KMOVB	%K1,%K2

    (383) 0x434299 VADDPD	%YMM9,%YMM5,%YMM5

    (383) 0x43429e VMULPD	%YMM13,%YMM6,%YMM6

    (383) 0x4342a3 KMOVB	%K1,%K3

    (383) 0x4342a7 VMULPD	%YMM31,%YMM5,%YMM5

    (383) 0x4342ad ADD	$0x40,%R11

    (383) 0x4342b1 VFMADD231PD	%YMM7,%YMM16,%YMM6

    (383) 0x4342b7 VPADDD	-0xf0(%RBP),%YMM1,%YMM7

    (383) 0x4342bf VMULPD	%YMM29,%YMM2,%YMM16

    (383) 0x4342c5 VMULPD	%YMM18,%YMM2,%YMM2

    (383) 0x4342cb VPERM2I128	$0x11,%YMM7,%YMM7,%YMM9

    (383) 0x4342d1 VGATHERDPD	(%RAX,%XMM7,8),%YMM11{%K6}

    (383) 0x4342d8 VMULPD	%YMM29,%YMM0,%YMM7

    (383) 0x4342de VFMADD231PD	%YMM12,%YMM30,%YMM5

    (383) 0x4342e4 VMOVAPD	-0x70(%RBP),%YMM12

    (383) 0x4342e9 VGATHERDPD	(%RAX,%XMM9,8),%YMM13{%K7}

    (383) 0x4342f0 VMOVAPD	-0x90(%RBP),%YMM9

    (383) 0x4342f8 VFMADD231PD	%YMM12,%YMM10,%YMM16

    (383) 0x4342fe VFMADD231PD	%YMM19,%YMM10,%YMM2

    (383) 0x434304 VMOVAPD	-0xb0(%RBP),%YMM10

    (383) 0x43430c VFMADD231PD	%YMM12,%YMM8,%YMM7

    (383) 0x434311 VMOVAPD	%YMM9,%YMM12

    (383) 0x434316 VFMADD132PD	%YMM3,%YMM20,%YMM12

    (383) 0x43431c VFMADD132PD	%YMM17,%YMM10,%YMM3

    (383) 0x434322 VFMADD132PD	%YMM4,%YMM20,%YMM9

    (383) 0x434328 VMULPD	%YMM18,%YMM0,%YMM0

    (383) 0x43432e VPADDD	0x18298a(%RIP),%YMM1,%YMM1

    (383) 0x434336 VFMADD132PD	%YMM17,%YMM10,%YMM4

    (383) 0x43433c VADDPD	%YMM3,%YMM2,%YMM3

    (383) 0x434340 VMOVAPD	%YMM9,%YMM30

    (383) 0x434346 VADDPD	%YMM16,%YMM12,%YMM9

    (383) 0x43434c VGATHERDPD	(%RAX,%XMM1,8),%YMM16{%K2}

    (383) 0x434353 VFMADD231PD	%YMM19,%YMM8,%YMM0

    (383) 0x434359 VMULPD	%YMM16,%YMM3,%YMM8

    (383) 0x43435f VPERM2I128	$0x11,%YMM1,%YMM1,%YMM12

    (383) 0x434365 VADDPD	%YMM30,%YMM7,%YMM7

    (383) 0x43436b VGATHERDPD	(%RAX,%XMM12,8),%YMM30{%K3}

    (383) 0x434372 VADDPD	%YMM4,%YMM0,%YMM4

    (383) 0x434376 VFMADD132PD	%YMM9,%YMM8,%YMM11

    (383) 0x43437b VADDPD	%YMM11,%YMM5,%YMM5

    (383) 0x434380 VMULPD	%YMM4,%YMM30,%YMM11

    (383) 0x434386 VADDPD	%YMM5,%YMM14,%YMM14

    (383) 0x43438a VFMADD231PD	%YMM7,%YMM13,%YMM11

    (383) 0x43438f VADDPD	%YMM11,%YMM6,%YMM6

    (383) 0x434394 VADDPD	%YMM6,%YMM15,%YMM15

    (383) 0x434398 CMP	%R8,%R11

    (383) 0x43439b JNE	4341a0

  (381) 0x4343a1 VADDPD	%YMM15,%YMM14,%YMM13

  (381) 0x4343a6 MOV	%EDX,%ECX

  (381) 0x4343a8 AND	$-0x8,%ECX

  (381) 0x4343ab VEXTRACTF64X2	$0x1,%YMM13,%XMM7

  (381) 0x4343b2 VADDPD	%XMM13,%XMM7,%XMM12

  (381) 0x4343b7 VMOVSD	-0x140(%RBP),%XMM8

  (381) 0x4343bf VMOVSD	-0x148(%RBP),%XMM6

  (381) 0x4343c7 VUNPCKHPD	%XMM12,%XMM12,%XMM0

  (381) 0x4343cc VADDPD	%XMM12,%XMM0,%XMM3

  (381) 0x4343d1 VMOVSD	-0x150(%RBP),%XMM1

  (381) 0x4343d9 VMOVSD	-0x158(%RBP),%XMM2

  (381) 0x4343e1 VMOVSD	-0x160(%RBP),%XMM10

  (381) 0x4343e9 VMOVSD	-0x168(%RBP),%XMM4

  (381) 0x4343f1 VMOVSD	-0x170(%RBP),%XMM5

  (381) 0x4343f9 VMOVQ	%R15,%XMM9

  (381) 0x4343fe VMOVAPD	%XMM3,%XMM30

  (381) 0x434404 MOV	%ECX,%EBX

  (381) 0x434406 CMP	%EDX,%ECX

  (381) 0x434408 JE	4348eb

  (381) 0x43440e MOV	%EDX,%R11D

  (381) 0x434411 SUB	%EBX,%R11D

  (381) 0x434414 LEA	-0x1(%R11),%R8D

  (381) 0x434418 CMP	$0x2,%R8D

  (381) 0x43441c JBE	43468a

  (381) 0x434422 VMOVQ	%R10,%XMM11

  (381) 0x434427 VMOVDDUP	%XMM11,%XMM14

  (381) 0x43442c LEA	(%RSI,%RBX,8),%RBX

  (381) 0x434430 VMULPD	(%RBX),%XMM14,%XMM13

  (381) 0x434434 VMULPD	0x10(%RBX),%XMM14,%XMM7

  (381) 0x434439 VMOVDDUP	%XMM6,%XMM12

  (381) 0x43443d VMOVDDUP	-0xf8(%RBP),%XMM27

  (381) 0x434444 VMOVDDUP	%XMM8,%XMM29

  (381) 0x43444a VRNDSCALEPD	$0xb,%XMM13,%XMM28

  (381) 0x434451 VRNDSCALEPD	$0xb,%XMM7,%XMM0

  (381) 0x434458 VINSERTF64X2	$0x1,%XMM7,%YMM13,%YMM15

  (381) 0x43445f VCVTTPD2DQ	%YMM15,%XMM14

  (381) 0x434464 VMOVDDUP	%XMM1,%XMM20

  (381) 0x43446a VPSHUFD	$-0x12,%XMM14,%XMM31

  (381) 0x434471 VSUBPD	%XMM28,%XMM13,%XMM13

  (381) 0x434477 VSUBPD	%XMM0,%XMM7,%XMM7

  (381) 0x43447b KMOVB	%K1,%K5

  (381) 0x43447f VMULPD	%XMM13,%XMM13,%XMM16

  (381) 0x434485 VMULPD	%XMM7,%XMM7,%XMM15

  (381) 0x434489 VGATHERDPD	(%RAX,%XMM31,8),%XMM3{%K5}

  (381) 0x434490 VMOVDDUP	%XMM10,%XMM11

  (381) 0x434495 KMOVB	%K1,%K4

  (381) 0x434499 VMULPD	%XMM16,%XMM13,%XMM22

  (381) 0x43449f VMULPD	%XMM15,%XMM7,%XMM21

  (381) 0x4344a5 VMULPD	%XMM12,%XMM16,%XMM28

  (381) 0x4344ab VMULPD	%XMM12,%XMM15,%XMM12

  (381) 0x4344b0 VGATHERDPD	(%RAX,%XMM14,8),%XMM0{%K4}

  (381) 0x4344b7 VMOVDDUP	-0x100(%RBP),%XMM25

  (381) 0x4344be VMOVDDUP	%XMM2,%XMM26

  (381) 0x4344c4 VFMADD231PD	%XMM29,%XMM22,%XMM28

  (381) 0x4344ca VFMADD231PD	%XMM29,%XMM21,%XMM12

  (381) 0x4344d0 VMOVAPD	%XMM13,%XMM29

  (381) 0x4344d6 VFMADD132PD	%XMM20,%XMM27,%XMM29

  (381) 0x4344dc VFMADD132PD	%XMM7,%XMM27,%XMM20

  (381) 0x4344e2 VMOVDDUP	%XMM4,%XMM19

  (381) 0x4344e8 VPADDD	0x18278e(%RIP),%XMM14,%XMM31

  (381) 0x4344f2 VMOVDDUP	%XMM5,%XMM18

  (381) 0x4344f8 VADDPD	%XMM28,%XMM29,%XMM27

  (381) 0x4344fe VADDPD	%XMM20,%XMM12,%XMM12

  (381) 0x434504 VPSHUFD	$-0x12,%XMM31,%XMM28

  (381) 0x43450b KMOVB	%K1,%K7

  (381) 0x43450f VMULPD	%XMM3,%XMM12,%XMM3

  (381) 0x434513 VGATHERDPD	(%RAX,%XMM28,8),%XMM29{%K7}

  (381) 0x43451a VMOVDDUP	-0x108(%RBP),%XMM24

  (381) 0x434521 VMOVDDUP	-0x118(%RBP),%XMM23

  (381) 0x434528 VMOVDDUP	-0x110(%RBP),%XMM17

  (381) 0x43452f VFMADD231PD	%XMM27,%XMM0,%XMM3

  (381) 0x434535 VMULPD	%XMM11,%XMM16,%XMM27

  (381) 0x43453b VMULPD	%XMM11,%XMM15,%XMM11

  (381) 0x434540 KMOVB	%K1,%K6

  (381) 0x434544 VGATHERDPD	(%RAX,%XMM31,8),%XMM20{%K6}

  (381) 0x43454b KMOVB	%K1,%K3

  (381) 0x43454f VFMADD231PD	%XMM26,%XMM22,%XMM27

  (381) 0x434555 VFMADD231PD	%XMM26,%XMM21,%XMM11

  (381) 0x43455b VMOVAPD	%XMM13,%XMM26

  (381) 0x434561 VFMADD132PD	%XMM19,%XMM25,%XMM26

  (381) 0x434567 VFMADD132PD	%XMM7,%XMM25,%XMM19

  (381) 0x43456d KMOVB	%K1,%K2

  (381) 0x434571 KMOVB	%K1,%K4

  (381) 0x434575 KMOVB	%K1,%K5

  (381) 0x434579 VADDPD	%XMM27,%XMM26,%XMM25

  (381) 0x43457f VADDPD	%XMM19,%XMM11,%XMM0

  (381) 0x434585 VPADDD	0x182711(%RIP),%XMM14,%XMM19

  (381) 0x43458f VMOVDDUP	-0x120(%RBP),%XMM27

  (381) 0x434596 VMULPD	%XMM29,%XMM0,%XMM12

  (381) 0x43459c VMULPD	%XMM18,%XMM16,%XMM29

  (381) 0x4345a2 VMULPD	%XMM18,%XMM15,%XMM18

  (381) 0x4345a8 VPADDD	0x182710(%RIP),%XMM14,%XMM14

  (381) 0x4345b0 VGATHERDPD	(%RAX,%XMM19,8),%XMM31{%K2}

  (381) 0x4345b7 VFMADD231PD	%XMM25,%XMM20,%XMM12

  (381) 0x4345bd VFMADD231PD	%XMM24,%XMM22,%XMM29

  (381) 0x4345c3 VFMADD231PD	%XMM24,%XMM21,%XMM18

  (381) 0x4345c9 VMOVAPD	%XMM13,%XMM24

  (381) 0x4345cf VFMADD132PD	%XMM17,%XMM23,%XMM24

  (381) 0x4345d5 VFMADD132PD	%XMM7,%XMM23,%XMM17

  (381) 0x4345db VPSHUFD	$-0x12,%XMM19,%XMM20

  (381) 0x4345e2 VGATHERDPD	(%RAX,%XMM20,8),%XMM28{%K3}

  (381) 0x4345e9 VPSHUFD	$-0x12,%XMM14,%XMM0

  (381) 0x4345ef VADDPD	%XMM29,%XMM24,%XMM23

  (381) 0x4345f5 VADDPD	%XMM18,%XMM17,%XMM17

  (381) 0x4345fb VGATHERDPD	(%RAX,%XMM0,8),%XMM11{%K5}

  (381) 0x434602 VFMADD132PD	%XMM31,%XMM3,%XMM23

  (381) 0x434608 VFMADD132PD	%XMM28,%XMM12,%XMM17

  (381) 0x43460e VMOVDDUP	-0x128(%RBP),%XMM12

  (381) 0x434616 VGATHERDPD	(%RAX,%XMM14,8),%XMM3{%K4}

  (381) 0x43461d VMULPD	%XMM12,%XMM16,%XMM16

  (381) 0x434623 VMULPD	%XMM12,%XMM15,%XMM15

  (381) 0x434628 VMOVDDUP	-0x138(%RBP),%XMM14

  (381) 0x434630 VFMADD231PD	%XMM27,%XMM22,%XMM16

  (381) 0x434636 VMOVDDUP	-0x130(%RBP),%XMM22

  (381) 0x43463d VFMADD231PD	%XMM27,%XMM21,%XMM15

  (381) 0x434643 VFMADD132PD	%XMM22,%XMM14,%XMM13

  (381) 0x434649 VFMADD132PD	%XMM22,%XMM14,%XMM7

  (381) 0x43464f VADDPD	%XMM13,%XMM16,%XMM21

  (381) 0x434655 VADDPD	%XMM7,%XMM15,%XMM7

  (381) 0x434659 VFMADD132PD	%XMM21,%XMM23,%XMM3

  (381) 0x43465f VFMADD132PD	%XMM7,%XMM17,%XMM11

  (381) 0x434665 VADDPD	%XMM3,%XMM11,%XMM13

  (381) 0x434669 VUNPCKHPD	%XMM13,%XMM13,%XMM3

  (381) 0x43466e VADDPD	%XMM13,%XMM3,%XMM0

  (381) 0x434673 VADDSD	%XMM0,%XMM30,%XMM30

  (381) 0x434679 TEST	$0x3,%R11B

  (381) 0x43467d JE	4348eb

  (381) 0x434683 AND	$-0x4,%R11D

  (381) 0x434687 ADD	%R11D,%ECX

  (381) 0x43468a MOVSXD	%ECX,%R15

  (381) 0x43468d VMOVQ	%R10,%XMM11

  (381) 0x434692 VMULSD	(%RSI,%R15,8),%XMM11,%XMM15

  (381) 0x434698 VMOVSD	-0xf8(%RBP),%XMM3

  (381) 0x4346a0 VMOVSD	-0x100(%RBP),%XMM26

  (381) 0x4346a7 VMOVAPD	%XMM3,%XMM14

  (381) 0x4346ab VMOVSD	-0x108(%RBP),%XMM25

  (381) 0x4346b2 VRNDSCALESD	$0xb,%XMM15,%XMM15,%XMM12

  (381) 0x4346b9 VSUBSD	%XMM12,%XMM15,%XMM7

  (381) 0x4346be VCVTTSD2SI	%XMM15,%R11D

  (381) 0x4346c3 VMOVAPD	%XMM26,%XMM15

  (381) 0x4346c9 VMULSD	%XMM7,%XMM7,%XMM11

  (381) 0x4346cd VFMADD231SD	%XMM1,%XMM7,%XMM14

  (381) 0x4346d2 VFMADD231SD	%XMM4,%XMM7,%XMM15

  (381) 0x4346d7 MOVSXD	%R11D,%RBX

  (381) 0x4346da VMOVSD	-0x118(%RBP),%XMM31

  (381) 0x4346e1 VMULSD	%XMM11,%XMM7,%XMM12

  (381) 0x4346e6 VMULSD	%XMM6,%XMM11,%XMM13

  (381) 0x4346ea VMULSD	%XMM10,%XMM11,%XMM0

  (381) 0x4346ef VMOVSD	-0x128(%RBP),%XMM20

  (381) 0x4346f6 VMOVSD	-0x120(%RBP),%XMM28

  (381) 0x4346fd VMOVSD	-0x130(%RBP),%XMM19

  (381) 0x434704 VFMADD231SD	%XMM8,%XMM12,%XMM13

  (381) 0x434709 VFMADD231SD	%XMM2,%XMM12,%XMM0

  (381) 0x43470e VMOVSD	-0x138(%RBP),%XMM29

  (381) 0x434715 LEA	(,%R15,8),%R8

  (381) 0x43471d LEA	0x1(%RCX),%R15D

  (381) 0x434721 VADDSD	%XMM13,%XMM14,%XMM14

  (381) 0x434726 VADDSD	%XMM0,%XMM15,%XMM13

  (381) 0x43472a VMOVSD	-0x110(%RBP),%XMM0

  (381) 0x434732 VFMADD132SD	(%RAX,%RBX,8),%XMM30,%XMM14

  (381) 0x434739 VMULSD	%XMM5,%XMM11,%XMM30

  (381) 0x43473f VMOVAPD	%XMM0,%XMM15

  (381) 0x434743 VFMADD132SD	%XMM7,%XMM31,%XMM15

  (381) 0x434749 VMULSD	%XMM20,%XMM11,%XMM11

  (381) 0x43474f VFMADD132SD	%XMM19,%XMM29,%XMM7

  (381) 0x434755 VFMADD231SD	%XMM25,%XMM12,%XMM30

  (381) 0x43475b VFMADD132SD	%XMM28,%XMM11,%XMM12

  (381) 0x434761 VADDSD	%XMM30,%XMM15,%XMM15

  (381) 0x434767 VMULSD	0x10(%RAX,%RBX,8),%XMM15,%XMM15

  (381) 0x43476d VADDSD	%XMM12,%XMM7,%XMM7

  (381) 0x434772 VFMADD132SD	0x18(%RAX,%RBX,8),%XMM14,%XMM7

  (381) 0x434779 VFMADD132SD	0x8(%RAX,%RBX,8),%XMM15,%XMM13

  (381) 0x434780 VADDSD	%XMM7,%XMM13,%XMM30

  (381) 0x434786 CMP	%EDX,%R15D

  (381) 0x434789 JGE	4348eb

  (381) 0x43478f VMOVQ	%R10,%XMM12

  (381) 0x434794 VMULSD	0x8(%RSI,%R8,1),%XMM12,%XMM14

  (381) 0x43479b ADD	$0x2,%ECX

  (381) 0x43479e VRNDSCALESD	$0xb,%XMM14,%XMM14,%XMM13

  (381) 0x4347a5 VSUBSD	%XMM13,%XMM14,%XMM7

  (381) 0x4347aa VCVTTSD2SI	%XMM14,%R11D

  (381) 0x4347af VMOVAPD	%XMM3,%XMM14

  (381) 0x4347b3 VMULSD	%XMM7,%XMM7,%XMM11

  (381) 0x4347b7 VFMADD231SD	%XMM7,%XMM1,%XMM14

  (381) 0x4347bc VMOVAPD	%XMM26,%XMM13

  (381) 0x4347c2 VFMADD231SD	%XMM7,%XMM4,%XMM13

  (381) 0x4347c7 MOVSXD	%R11D,%RBX

  (381) 0x4347ca VMULSD	%XMM7,%XMM11,%XMM12

  (381) 0x4347ce VMULSD	%XMM11,%XMM6,%XMM15

  (381) 0x4347d3 VMULSD	%XMM11,%XMM5,%XMM18

  (381) 0x4347d9 VFMADD231SD	%XMM12,%XMM8,%XMM15

  (381) 0x4347de VFMADD231SD	%XMM25,%XMM12,%XMM18

  (381) 0x4347e4 VADDSD	%XMM15,%XMM14,%XMM14

  (381) 0x4347e9 VMULSD	%XMM11,%XMM10,%XMM15

  (381) 0x4347ee VMULSD	%XMM20,%XMM11,%XMM11

  (381) 0x4347f4 VFMADD132SD	(%RAX,%RBX,8),%XMM30,%XMM14

  (381) 0x4347fb VFMADD231SD	%XMM12,%XMM2,%XMM15

  (381) 0x434800 VFMADD132SD	%XMM28,%XMM11,%XMM12

  (381) 0x434806 VADDSD	%XMM15,%XMM13,%XMM13

  (381) 0x43480b VMOVAPD	%XMM0,%XMM15

  (381) 0x43480f VFMADD132SD	%XMM7,%XMM31,%XMM15

  (381) 0x434815 VFMADD132SD	%XMM19,%XMM29,%XMM7

  (381) 0x43481b VADDSD	%XMM18,%XMM15,%XMM15

  (381) 0x434821 VADDSD	%XMM12,%XMM7,%XMM7

  (381) 0x434826 VMULSD	0x10(%RAX,%RBX,8),%XMM15,%XMM15

  (381) 0x43482c VFMADD132SD	0x18(%RAX,%RBX,8),%XMM14,%XMM7

  (381) 0x434833 VFMADD132SD	0x8(%RAX,%RBX,8),%XMM15,%XMM13

  (381) 0x43483a VADDSD	%XMM7,%XMM13,%XMM30

  (381) 0x434840 CMP	%EDX,%ECX

  (381) 0x434842 JGE	4348eb

  (381) 0x434848 VMOVQ	%R10,%XMM12

  (381) 0x43484d VMULSD	0x10(%RSI,%R8,1),%XMM12,%XMM14

  (381) 0x434854 VRNDSCALESD	$0xb,%XMM14,%XMM14,%XMM13

  (381) 0x43485b VSUBSD	%XMM13,%XMM14,%XMM7

  (381) 0x434860 VCVTTSD2SI	%XMM14,%EDX

  (381) 0x434865 VMULSD	%XMM7,%XMM7,%XMM11

  (381) 0x434869 VFMADD132SD	%XMM7,%XMM26,%XMM4

  (381) 0x43486f VFMADD132SD	%XMM7,%XMM3,%XMM1

  (381) 0x434874 VFMADD132SD	%XMM7,%XMM31,%XMM0

  (381) 0x43487a MOVSXD	%EDX,%R10

  (381) 0x43487d VMULSD	%XMM11,%XMM7,%XMM12

  (381) 0x434882 VMULSD	%XMM11,%XMM10,%XMM10

  (381) 0x434887 VMULSD	%XMM11,%XMM6,%XMM6

  (381) 0x43488c VFMADD132SD	%XMM19,%XMM29,%XMM7

  (381) 0x434892 VFMADD132SD	%XMM12,%XMM10,%XMM2

  (381) 0x434897 VFMADD132SD	%XMM12,%XMM6,%XMM8

  (381) 0x43489c VADDSD	%XMM2,%XMM4,%XMM2

  (381) 0x4348a0 VMULSD	%XMM11,%XMM5,%XMM4

  (381) 0x4348a5 VADDSD	%XMM1,%XMM8,%XMM1

  (381) 0x4348a9 VMOVAPD	%XMM25,%XMM8

  (381) 0x4348af VFMADD132SD	(%RAX,%R10,8),%XMM30,%XMM1

  (381) 0x4348b6 VFMADD132SD	%XMM12,%XMM4,%XMM8

  (381) 0x4348bb VADDSD	%XMM8,%XMM0,%XMM5

  (381) 0x4348c0 VMULSD	%XMM20,%XMM11,%XMM0

  (381) 0x4348c6 VMULSD	0x10(%RAX,%R10,8),%XMM5,%XMM3

  (381) 0x4348cd VFMADD231SD	%XMM28,%XMM12,%XMM0

  (381) 0x4348d3 VFMADD132SD	0x8(%RAX,%R10,8),%XMM3,%XMM2

  (381) 0x4348da VADDSD	%XMM7,%XMM0,%XMM15

  (381) 0x4348de VFMADD132SD	0x18(%RAX,%R10,8),%XMM1,%XMM15

  (381) 0x4348e5 VADDSD	%XMM15,%XMM2,%XMM30

  (381) 0x4348eb VADDSD	%XMM30,%XMM9,%XMM9

  (381) 0x4348f1 CMP	%RDI,-0x178(%RBP)

  (381) 0x4348f8 JNE	433d80

(380) 0x4348fe VMOVQ	%R14,%XMM14

(380) 0x434903 VSUBSD	%XMM9,%XMM14,%XMM0

(380) 0x434908 MOV	-0x190(%RBP),%R14

(380) 0x43490f MOV	-0x198(%RBP),%RBX

(380) 0x434916 VZEROUPPER

(380) 0x434919 CALL	4040b0 <exp@plt>

(380) 0x43491e MOV	-0x1a8(%RBP),%RSI

(380) 0x434925 MOV	(%RSI),%RDI

(380) 0x434928 MOV	0x8(%RSI),%R9

(380) 0x43492c VMOVSD	%XMM0,(%RDI,%R14,8)

(380) 0x434932 MOV	%R9,-0x50(%RBP)

(380) 0x434936 SUB	%RDI,%R9

(380) 0x434939 INC	%R14

(380) 0x43493c SAR	$0x3,%R9

(380) 0x434940 CMP	%R9,%R14

(380) 0x434943 JB	433c88

0x434949 ADD	$0x180,%RSP

0x434950 POP	%RBX

0x434951 POP	%RAX

0x434952 POP	%R12

0x434954 POP	%R13

0x434956 POP	%R14

0x434958 POP	%R15

0x43495a POP	%RBP

0x43495b LEA	-0x8(%RAX),%RSP

0x43495f RET

  (381) 0x434960 XOR	%EBX,%EBX

  (381) 0x434962 VXORPD	%XMM30,%XMM30,%XMM30

  (381) 0x434968 XOR	%ECX,%ECX

  (381) 0x43496a JMP	43440e

0x43496f CALL	405c9c <_ZSt27__throw_bad_optional_accessv>

0x434974 NOPW	%CS:(%RAX,%RAX,1)

0x43497e XCHG	%AX,%AX

Coverage (%)	Name	Source Location	Module
►97.56+	qmcplusplus::WaveFunction::eva[...]	stl_vector.h:992	exec
○	main._omp_fn.1	NonLocalPP.hpp:126	exec
○	gomp_thread_start	team.c:130	libgomp.so.1.0.0
►2.42+	qmcplusplus::WaveFunction::eva[...]	stl_vector.h:992	exec
○	main._omp_fn.1	NonLocalPP.hpp:126	exec
○	GOMP_parallel	libgomp.h:982	libgomp.so.1.0.0

Path /

Average path: Display a virtual path defined by average values of all real paths

The code analyzed by CQA in that panel excludes loops and represents 0.00% of application time for run gcc_3

Source file and lines	TwoBodyJastrowRef.h:105-132
Module	exec

The function is defined in:

/cluster/comp/gcc/14.2.0/include/c++/14.2.0/bits/refwrap.h:351
/cluster/comp/gcc/14.2.0/include/c++/14.2.0/bits/stl_vector.h:993,1131,1147-1150
/cluster/comp/gcc/14.2.0/include/c++/14.2.0/optional:991-993
/home/eoseret/qaas_runs_GNR/173-773-5521/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/Jastrow/BsplineFunctor.h:231-260
/home/eoseret/qaas_runs_GNR/173-773-5521/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/Jastrow/TwoBodyJastrowRef.h:105-109,125-132
/home/eoseret/qaas_runs_GNR/173-773-5521/intel/miniqmc/build/miniqmc/src/Numerics/OhmmsPETE/OhmmsVector.h:221-223,249
/home/eoseret/qaas_runs_GNR/173-773-5521/intel/miniqmc/build/miniqmc/src/Particle/ParticleSet.h:313-316

Warnings:
Ignoring paths for analysis

gain
potential
hint
expert

Vectorization

Your function is not vectorized. Only 11% of vector register length is used (average across all SSE/AVX instructions). By vectorizing your function, you can lower the cost of an iteration from 6.33 to 0.47 cycles (13.51x speedup).

Details

All SSE/AVX instructions are used in scalar version (process only one data element in vector registers). Since your execution units are vector units, only a vectorized function can use their full power.

Workaround

Try another compiler or update/tune your current one
Make array accesses unit-stride:
- If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA): for(i) a[i].x = b[i].x; (slow, non stride 1) => for(i) a.x[i] = b.x[i]; (fast, stride 1)

Execution units bottlenecks

Found no such bottlenecks but see expert reports for more complex bottlenecks.

No data for this section

CALL instructions

Detected function call instructions.

Details

Calling (and then returning from) a function prevents many compiler optimizations (like vectorization), breaks control flow (which reduces pipeline performance) and executes extra instructions to save/restore the registers used inside it, which is very expensive (dozens of cycles). Consider to inline small functions.

std::__throw_bad_optional_access(): 1 occurrences►
- /cluster/comp/gcc/14.2.0/include/c++/14.2.0/optional:993

Complex instructions

Detected COMPLEX INSTRUCTIONS.

Details

These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.

PUSH: 1 occurrences►
- /home/eoseret/qaas_runs_GNR/173-773-5521/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/Jastrow/TwoBodyJastrowRef.h:105

Type of elements and instruction set

No instructions are processing arithmetic or math operations on FP elements. This function is probably writing/copying data or processing integer elements.

Matching between your function (in the source code) and the binary function

The binary function does not contain any FP arithmetical operations. The binary function is loading 28 bytes. The binary function is storing 24 bytes.

General properties

nb instructions	36
nb uops	38
loop length	128
used x86 registers	13
used mmx registers	0
used xmm registers	0
used ymm registers	0
used zmm registers	0
nb stack references	4

Front-end

MACRO FUSION NOT POSSIBLE FIT IN UOP CACHE

micro-operation queue	6.33 cycles
front end	6.33 cycles

Back-end

	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11
uops	1.20	1.20	4.00	4.00	6.00	1.20	1.20	6.00	6.00	6.00	1.20	4.00
cycles	1.20	1.20	4.00	4.00	6.00	1.20	1.20	6.00	6.00	6.00	1.20	4.00

Execution ports to units layout:

P0 (256 bits): VPU, BRU, ALU, DIV/SQRT
P1 (256 bits): ALU, VPU
P2 (512 bits): load
P3 (512 bits): load
P4 (512 bits): store data
P5 (512 bits): ALU, VPU
P6: ALU, BRU
P7: store address
P8: store address
P9 (512 bits): store data
P10: ALU
P11 (512 bits): load

Cycles executing div or sqrt instructions

Cycles summary

Front-end	6.33
Dispatch	6.00
Overall L1	6.33

Vectorization ratios

all	0%
load	0%
store	0%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	0%

Vector efficiency ratios

all	11%
load	12%
store	12%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	10%

Cycles and memory resources usage

Assuming all data fit into the L1 cache, each call to the function takes 6.33 cycles. At this rate:

2% of peak load performance is reached (4.42 out of 192.00 bytes loaded per cycle (GB/s @ 1GHz))
2% of peak store performance is reached (3.79 out of 128.00 bytes stored per cycle (GB/s @ 1GHz))

Front-end bottlenecks

Performance is limited by instruction throughput (loading/decoding program instructions to execution core) (front-end is a bottleneck). By removing all these bottlenecks, you can lower the cost of an iteration from 6.33 to 6.00 cycles (1.06x speedup).

ASM code

In the binary file, the address of the function is: 433c30

Instruction	Nb FU	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	Latency	Recip. throughput	Vectorization
LEA 0x8(%RSP),%R10	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
AND $-0x20,%RSP	1	0.20	0.20	0	0	0	0.20	0.20	0	0	0	0.20	0	1-2	0.20	N/A
PUSHQ -0x8(%R10)	2	0	0	0.33	0.33	0.50	0	0	0.50	0.50	0.50	0	0.33	5-12	0.62	N/A
PUSH %RBP	1	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	5-12	0.50	N/A
MOV %RSP,%RBP	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
PUSH %R15	1	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	5-12	0.50	N/A
PUSH %R14	1	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	5-12	0.50	N/A
PUSH %R13	1	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	5-12	0.50	N/A
PUSH %R12	1	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	5-12	0.50	N/A
PUSH %R10	1	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	5-12	0.50	N/A
PUSH %RBX	1	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	5-12	0.50	N/A
SUB $0x180,%RSP	1	0.20	0.20	0	0	0	0.20	0.20	0	0	0	0.20	0	1	0.20	N/A
MOV 0x8(%RDX),%RAX	1	0	0	0.33	0.33	0	0	0	0	0	0	0	0.33	1	0.33	N/A
MOV %RSI,-0x1a0(%RBP)	1	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	1	0.50	scal (12.5%)
CMP %RAX,(%RDX)	1	0.20	0.20	0.33	0.33	0	0.20	0.20	0	0	0	0.20	0.33	1	0.33	scal (12.5%)
JE 434949 <_ZN16miniqmcreference17TwoBodyJastrowRefIN11qmcplusplus14BsplineFunctorIdEEE14evaluateRatiosERNS1_18VirtualParticleSetERSt6vectorIdSaIdEE+0xd19>	1	0.50	0	0	0	0	0	0.50	0	0	0	0	0	0	0.50	N/A
MOV %RDX,%R9	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
MOVSXD 0x2a0(%RSI),%RDX	1	0	0	0.33	0.33	0	0	0	0	0	0	0	0.33	1	0.33	N/A
MOV %R9,-0x1a8(%RBP)	1	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	1	0.50	scal (12.5%)
MOV %RDX,-0x188(%RBP)	1	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	1	0.50	scal (12.5%)
MOV %RDI,%RBX	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
XOR %R14D,%R14D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (6.3%)
NOPL (%RAX)	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
ADD $0x180,%RSP	1	0.20	0.20	0	0	0	0.20	0.20	0	0	0	0.20	0	1	0.20	N/A
POP %RBX	1	0	0	0.33	0.33	0	0	0	0	0	0	0	0.33	1-6	0.33	N/A
POP %RAX	1	0	0	0.33	0.33	0	0	0	0	0	0	0	0.33	1-6	0.33	N/A
POP %R12	1	0	0	0.33	0.33	0	0	0	0	0	0	0	0.33	1-6	0.33	N/A
POP %R13	1	0	0	0.33	0.33	0	0	0	0	0	0	0	0.33	1-6	0.33	N/A
POP %R14	1	0	0	0.33	0.33	0	0	0	0	0	0	0	0.33	1-6	0.33	N/A
POP %R15	1	0	0	0.33	0.33	0	0	0	0	0	0	0	0.33	1-6	0.33	N/A
POP %RBP	1	0	0	0.33	0.33	0	0	0	0	0	0	0	0.33	1-6	0.33	N/A
LEA -0x8(%RAX),%RSP	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
RET	1	0.50	0	0.33	0.33	0	0	0.50	0	0	0	0	0.33	0	2.13	N/A
CALL 405c9c <_ZSt27__throw_bad_optional_accessv>	2	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	0	1	N/A
NOPW %CS:(%RAX,%RAX,1)	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
XCHG %AX,%AX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A

The code analyzed by CQA in that panel excludes loops and represents 0.00% of application time for run gcc_3

Source file and lines	TwoBodyJastrowRef.h:105-132
Module	exec

The function is defined in:

/cluster/comp/gcc/14.2.0/include/c++/14.2.0/bits/refwrap.h:351
/cluster/comp/gcc/14.2.0/include/c++/14.2.0/bits/stl_vector.h:993,1131,1147-1150
/cluster/comp/gcc/14.2.0/include/c++/14.2.0/optional:991-993
/home/eoseret/qaas_runs_GNR/173-773-5521/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/Jastrow/BsplineFunctor.h:231-260
/home/eoseret/qaas_runs_GNR/173-773-5521/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/Jastrow/TwoBodyJastrowRef.h:105-109,125-132
/home/eoseret/qaas_runs_GNR/173-773-5521/intel/miniqmc/build/miniqmc/src/Numerics/OhmmsPETE/OhmmsVector.h:221-223,249
/home/eoseret/qaas_runs_GNR/173-773-5521/intel/miniqmc/build/miniqmc/src/Particle/ParticleSet.h:313-316

Warnings:
Ignoring paths for analysis

gain
potential
hint
expert

Vectorization

Details

Workaround

Try another compiler or update/tune your current one
Make array accesses unit-stride:
- If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA): for(i) a[i].x = b[i].x; (slow, non stride 1) => for(i) a.x[i] = b.x[i]; (fast, stride 1)

Execution units bottlenecks

Found no such bottlenecks but see expert reports for more complex bottlenecks.

No data for this section

CALL instructions

Detected function call instructions.

Details

std::__throw_bad_optional_access(): 1 occurrences►
- /cluster/comp/gcc/14.2.0/include/c++/14.2.0/optional:993

Complex instructions

Detected COMPLEX INSTRUCTIONS.

Details

These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.

PUSH: 1 occurrences►
- /home/eoseret/qaas_runs_GNR/173-773-5521/intel/miniqmc/build/miniqmc/src/QMCWaveFunctions/Jastrow/TwoBodyJastrowRef.h:105

Type of elements and instruction set

No instructions are processing arithmetic or math operations on FP elements. This function is probably writing/copying data or processing integer elements.

Matching between your function (in the source code) and the binary function

The binary function does not contain any FP arithmetical operations. The binary function is loading 28 bytes. The binary function is storing 24 bytes.

General properties

nb instructions	36
nb uops	38
loop length	128
used x86 registers	13
used mmx registers	0
used xmm registers	0
used ymm registers	0
used zmm registers	0
nb stack references	4

Front-end

MACRO FUSION NOT POSSIBLE FIT IN UOP CACHE

micro-operation queue	6.33 cycles
front end	6.33 cycles

Back-end

	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11
uops	1.20	1.20	4.00	4.00	6.00	1.20	1.20	6.00	6.00	6.00	1.20	4.00
cycles	1.20	1.20	4.00	4.00	6.00	1.20	1.20	6.00	6.00	6.00	1.20	4.00

Execution ports to units layout:

P0 (256 bits): VPU, BRU, ALU, DIV/SQRT
P1 (256 bits): ALU, VPU
P2 (512 bits): load
P3 (512 bits): load
P4 (512 bits): store data
P5 (512 bits): ALU, VPU
P6: ALU, BRU
P7: store address
P8: store address
P9 (512 bits): store data
P10: ALU
P11 (512 bits): load

Cycles executing div or sqrt instructions

Cycles summary

Front-end	6.33
Dispatch	6.00
Overall L1	6.33

Vectorization ratios

all	0%
load	0%
store	0%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	0%

Vector efficiency ratios

all	11%
load	12%
store	12%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	10%

Cycles and memory resources usage

Assuming all data fit into the L1 cache, each call to the function takes 6.33 cycles. At this rate:

2% of peak load performance is reached (4.42 out of 192.00 bytes loaded per cycle (GB/s @ 1GHz))
2% of peak store performance is reached (3.79 out of 128.00 bytes stored per cycle (GB/s @ 1GHz))

Front-end bottlenecks

ASM code

In the binary file, the address of the function is: 433c30

Instruction	Nb FU	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	Latency	Recip. throughput	Vectorization
LEA 0x8(%RSP),%R10	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
AND $-0x20,%RSP	1	0.20	0.20	0	0	0	0.20	0.20	0	0	0	0.20	0	1-2	0.20	N/A
PUSHQ -0x8(%R10)	2	0	0	0.33	0.33	0.50	0	0	0.50	0.50	0.50	0	0.33	5-12	0.62	N/A
PUSH %RBP	1	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	5-12	0.50	N/A
MOV %RSP,%RBP	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
PUSH %R15	1	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	5-12	0.50	N/A
PUSH %R14	1	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	5-12	0.50	N/A
PUSH %R13	1	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	5-12	0.50	N/A
PUSH %R12	1	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	5-12	0.50	N/A
PUSH %R10	1	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	5-12	0.50	N/A
PUSH %RBX	1	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	5-12	0.50	N/A
SUB $0x180,%RSP	1	0.20	0.20	0	0	0	0.20	0.20	0	0	0	0.20	0	1	0.20	N/A
MOV 0x8(%RDX),%RAX	1	0	0	0.33	0.33	0	0	0	0	0	0	0	0.33	1	0.33	N/A
MOV %RSI,-0x1a0(%RBP)	1	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	1	0.50	scal (12.5%)
CMP %RAX,(%RDX)	1	0.20	0.20	0.33	0.33	0	0.20	0.20	0	0	0	0.20	0.33	1	0.33	scal (12.5%)
JE 434949 <_ZN16miniqmcreference17TwoBodyJastrowRefIN11qmcplusplus14BsplineFunctorIdEEE14evaluateRatiosERNS1_18VirtualParticleSetERSt6vectorIdSaIdEE+0xd19>	1	0.50	0	0	0	0	0	0.50	0	0	0	0	0	0	0.50	N/A
MOV %RDX,%R9	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
MOVSXD 0x2a0(%RSI),%RDX	1	0	0	0.33	0.33	0	0	0	0	0	0	0	0.33	1	0.33	N/A
MOV %R9,-0x1a8(%RBP)	1	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	1	0.50	scal (12.5%)
MOV %RDX,-0x188(%RBP)	1	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	1	0.50	scal (12.5%)
MOV %RDI,%RBX	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
XOR %R14D,%R14D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (6.3%)
NOPL (%RAX)	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
ADD $0x180,%RSP	1	0.20	0.20	0	0	0	0.20	0.20	0	0	0	0.20	0	1	0.20	N/A
POP %RBX	1	0	0	0.33	0.33	0	0	0	0	0	0	0	0.33	1-6	0.33	N/A
POP %RAX	1	0	0	0.33	0.33	0	0	0	0	0	0	0	0.33	1-6	0.33	N/A
POP %R12	1	0	0	0.33	0.33	0	0	0	0	0	0	0	0.33	1-6	0.33	N/A
POP %R13	1	0	0	0.33	0.33	0	0	0	0	0	0	0	0.33	1-6	0.33	N/A
POP %R14	1	0	0	0.33	0.33	0	0	0	0	0	0	0	0.33	1-6	0.33	N/A
POP %R15	1	0	0	0.33	0.33	0	0	0	0	0	0	0	0.33	1-6	0.33	N/A
POP %RBP	1	0	0	0.33	0.33	0	0	0	0	0	0	0	0.33	1-6	0.33	N/A
LEA -0x8(%RAX),%RSP	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
RET	1	0.50	0	0.33	0.33	0	0	0.50	0	0	0	0	0.33	0	2.13	N/A
CALL 405c9c <_ZSt27__throw_bad_optional_accessv>	2	0	0	0	0	0.50	0	0	0.50	0.50	0.50	0	0	0	1	N/A
NOPW %CS:(%RAX,%RAX,1)	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
XCHG %AX,%AX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A

Name	Coverage (%)	Time (s)
▼miniqmcreference::TwoBodyJastrowRef >::evaluateRatios(qmcplusplus::VirtualParticleSet&, std::vector >&)–	2.19	1.87
▼Loop 380 - TwoBodyJastrowRef.h:107-132 - exec–	0.01	0.01
▼Loop 381 - TwoBodyJastrowRef.h:127-132 - exec–	0.02	0.02
○Loop 382 - BsplineFunctor.h:236-241 - exec	2.07	1.74
○Loop 383 - BsplineFunctor.h:246-260 - exec	0.09	0.08

Report Configuration

Vectorization

Details

Workaround

Execution units bottlenecks

CALL instructions

Details

Complex instructions

Details

Type of elements and instruction set

Matching between your function (in the source code) and the binary function

General properties

Front-end

Back-end

Cycles summary

Vectorization ratios

Vector efficiency ratios

Cycles and memory resources usage

Front-end bottlenecks

ASM code

Vectorization

Details

Workaround

Execution units bottlenecks

CALL instructions

Details

Complex instructions

Details

Type of elements and instruction set

Matching between your function (in the source code) and the binary function

General properties

Front-end

Back-end

Cycles summary

Vectorization ratios

Vector efficiency ratios

Cycles and memory resources usage

Front-end bottlenecks

ASM code