OV - exec - Function void LPlusTimesSdom::operator()<Kripke::ArchLayoutT<Kripke::ArchT_OpenMP, Kripke::LayoutT_DGZ> >(Kripke::ArchLayoutT<Kripke::ArchT_OpenMP, Kripke::LayoutT_DGZ>, Kripke::SdomId, Kripke::Core::Set const&, Kripke::Core::Set const&, Kripke::Core::Set const&, Kripke::Core::Set const&, Kripke::Core::Field<double, Kripke::Moment, Kripke::Group, Kripke::Zone>&, Kripke::Core::Field<double, Kripke::Direction, Kripke::Group, Kripke::Zone>&, Kripke::Core::Field<double, Kripke::Direction, Kripke::Moment>&) const [clone .extracted]

	Function: void LPlusTimesSdom::operator()<Kripke::ArchLayoutT<Kripke::ArchT_OpenMP, Kripke::LayoutT_ ...	Module: exec	Source: Collapse.hpp:74-76 [...]	Coverage (incl. loops): 3.44% \| (excl. loops): 0.00%

/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/pattern/kernel/For.hpp: 137 - 137

--------------------------------------------------------------------------------

137:     for (decltype(distance_it) i = 0; i < distance_it; ++i) {

/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/util/Layout.hpp: 190 - 190

--------------------------------------------------------------------------------

190:          strides[RangeInts]*indices // it's not stride one

/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/index/RangeSegment.hpp: 131 - 131

--------------------------------------------------------------------------------

131:         m_end(begin > end ? m_begin : iterator(end))

/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/internal/Iterators.hpp: 216 - 269

--------------------------------------------------------------------------------

216:     return val - rhs.val;

[...]

269:     return value_type(val + rhs);

/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/util/TypedViewBase.hpp: 189 - 189

--------------------------------------------------------------------------------

189:         return data[stripIndexType(layout(args...))];

/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/src/Kripke/Kernel/LPlusTimes.cpp: 57 - 57

--------------------------------------------------------------------------------

57:             rhs(d,g,z) += ell_plus(d, nm) * phi_out(nm, g, z);

/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/policy/openmp/kernel/Collapse.hpp: 74 - 76

--------------------------------------------------------------------------------

74: #pragma omp parallel for private(i0, i1) firstprivate(privatizer) \

75:     RAJA_COLLAPSE(2)

76:     for (i0 = 0; i0 < l0; ++i0) {

0x4733f0 PUSH	%RBP

0x4733f1 MOV	%RSP,%RBP

0x4733f4 PUSH	%R15

0x4733f6 PUSH	%R14

0x4733f8 PUSH	%R13

0x4733fa PUSH	%R12

0x4733fc PUSH	%RBX

0x4733fd SUB	$0x108,%RSP

0x473404 MOVL	$0,-0x60(%RBP)

0x47340b TEST	%R9,%R9

0x47340e JS	473932

0x473414 MOV	%RDX,-0x108(%RBP)

0x47341b MOV	(%R8),%RAX

0x47341e MOV	%RAX,-0x100(%RBP)

0x473425 MOV	0x10(%R8),%RAX

0x473429 MOV	%RAX,-0x50(%RBP)

0x47342d MOV	0x18(%R8),%R13

0x473431 MOV	0x20(%R8),%RAX

0x473435 MOV	%RAX,-0xf8(%RBP)

0x47343c MOV	0x30(%R8),%RAX

0x473440 MOV	%RAX,-0x48(%RBP)

0x473444 MOV	0x38(%R8),%R14

0x473448 MOV	0x48(%R8),%R12

0x47344c MOV	0x68(%R8),%RAX

0x473450 MOV	%RAX,-0xf0(%RBP)

0x473457 MOV	0x70(%R8),%RAX

0x47345b MOV	%RAX,-0xe8(%RBP)

0x473462 MOV	0xb0(%R8),%RBX

0x473469 MOV	0xc8(%R8),%RAX

0x473470 MOV	%RAX,-0xe0(%RBP)

0x473477 MOV	0xf8(%R8),%R15

0x47347e MOV	0x118(%R8),%RAX

0x473485 MOV	%RAX,-0x40(%RBP)

0x473489 MOV	0x120(%R8),%RAX

0x473490 MOV	%RAX,-0x78(%RBP)

0x473494 MOV	(%RDI),%ESI

0x473496 MOV	%R9,-0x90(%RBP)

0x47349d MOVQ	$0,-0x98(%RBP)

0x4734a8 MOVQ	$0x1,-0x128(%RBP)

0x4734b3 SUB	$0x8,%RSP

0x4734b7 LEA	-0x128(%RBP),%RAX

0x4734be LEA	0xbef2b(%RIP),%RDI

0x4734c5 LEA	-0x60(%RBP),%RCX

0x4734c9 LEA	-0x98(%RBP),%R8

0x4734d0 LEA	-0x90(%RBP),%R9

0x4734d7 MOV	%ESI,-0x5c(%RBP)

0x4734da MOV	$0x22,%EDX

0x4734df PUSH	$0x1

0x4734e1 PUSH	$0x1

0x4734e3 PUSH	%RAX

0x4734e4 CALL	403140 <__kmpc_for_static_init_8@plt>

0x4734e9 ADD	$0x20,%RSP

0x4734ed MOV	-0x98(%RBP),%RAX

0x4734f4 MOV	-0x90(%RBP),%RCX

0x4734fb MOV	%RAX,-0xd8(%RBP)

0x473502 SUB	%RAX,%RCX

0x473505 MOV	%RCX,-0xd0(%RBP)

0x47350c JB	473912

0x473512 SUB	-0x50(%RBP),%R13

0x473516 SUB	-0x48(%RBP),%R14

0x47351a XOR	%EAX,%EAX

0x47351c TEST	%R14,%R14

0x47351f MOV	$0,%EDI

0x473524 CMOVG	%R14,%RDI

0x473528 TEST	%R13,%R13

0x47352b CMOVLE	%RAX,%R13

0x47352f JLE	473912

0x473535 MOV	-0x48(%RBP),%RCX

0x473539 LEA	(%RDI,%RCX,1),%RAX

0x47353d MOV	%RAX,-0x88(%RBP)

0x473544 MOV	-0x50(%RBP),%RAX

0x473548 MOV	%RAX,%RSI

0x47354b MOV	-0x40(%RBP),%RDX

0x47354f IMUL	%RDX,%RSI

0x473553 XOR	%R9D,%R9D

0x473556 TEST	%RDX,%RDX

0x473559 MOV	$0,%R8D

0x47355f CMOVG	%RDX,%R8

0x473563 MOV	$0,%R10D

0x473569 CMOVS	%RDX,%R10

0x47356d MOV	%R13,%R11

0x473570 MOV	%R8,-0xc8(%RBP)

0x473577 IMUL	%R8,%R11

0x47357b MOV	%R11,-0xb8(%RBP)

0x473582 MOV	%R13,%R8

0x473585 MOV	%R10,-0xc0(%RBP)

0x47358c IMUL	%R10,%R8

0x473590 MOV	%R8,-0xb0(%RBP)

0x473597 ADD	%R13,%RAX

0x47359a MOV	%RAX,-0xa8(%RBP)

0x4735a1 DEC	%R13

0x4735a4 MOV	%RDI,%RAX

0x4735a7 SHR	$0x2,%RAX

0x4735ab MOV	%RAX,-0x118(%RBP)

0x4735b2 MOV	$0x7ffffffffffffffc,%RAX

0x4735bc AND	%RDI,%RAX

0x4735bf MOV	%RAX,-0xa0(%RBP)

0x4735c6 MOV	%EDI,%EAX

0x4735c8 AND	$0x3,%EAX

0x4735cb MOV	%RAX,-0x120(%RBP)

0x4735d2 LEA	(,%RCX,8),%RAX

0x4735da MOV	%RSI,-0x80(%RBP)

0x4735de LEA	(%RAX,%RSI,8),%RAX

0x4735e2 ADD	%R15,%RAX

0x4735e5 MOV	%RAX,-0x70(%RBP)

0x4735e9 MOV	-0x78(%RBP),%RAX

0x4735ed LEA	(,%RAX,8),%RAX

0x4735f5 MOV	%RAX,-0x68(%RBP)

0x4735f9 LEA	(,%RDX,8),%RSI

0x473601 MOV	%R15,-0x38(%RBP)

0x473605 JMP	473628

0x473607 NOPW	(%RAX,%RAX,1)

(1425) 0x473610 MOV	-0x110(%RBP),%RCX

(1425) 0x473617 LEA	0x1(%RCX),%R9

(1425) 0x47361b CMP	-0xd0(%RBP),%RCX

(1425) 0x473622 JE	473912

(1425) 0x473628 MOV	-0xd8(%RBP),%RAX

(1425) 0x47362f ADD	%R9,%RAX

(1425) 0x473632 MOV	%RAX,%RCX

(1425) 0x473635 MOV	-0x108(%RBP),%R8

(1425) 0x47363c OR	%R8,%RCX

(1425) 0x47363f SHR	$0x20,%RCX

(1425) 0x473643 MOV	%R9,-0x110(%RBP)

(1425) 0x47364a JE	473660

(1425) 0x47364c CQTO

(1425) 0x47364e IDIV	%R8

(1425) 0x473651 JMP	473665

0x473653 NOPW	%CS:(%RAX,%RAX,1)

(1425) 0x473660 XOR	%EDX,%EDX

(1425) 0x473662 DIV	%R8D

(1425) 0x473665 ADD	-0x100(%RBP),%RAX

(1425) 0x47366c ADD	-0xf8(%RBP),%RDX

(1425) 0x473673 MOV	-0x78(%RBP),%R9

(1425) 0x473677 IMUL	%RDX,%R9

(1425) 0x47367b MOV	-0x80(%RBP),%RCX

(1425) 0x47367f MOV	-0x88(%RBP),%R8

(1425) 0x473686 ADD	%R8,%RCX

(1425) 0x473689 ADD	%R9,%RCX

(1425) 0x47368c SUB	-0xc8(%RBP),%RCX

(1425) 0x473693 ADD	-0xb8(%RBP),%RCX

(1425) 0x47369a LEA	(%R15,%RCX,8),%RCX

(1425) 0x47369e ADD	$-0x8,%RCX

(1425) 0x4736a2 MOV	%RCX,-0x58(%RBP)

(1425) 0x4736a6 MOV	-0xe8(%RBP),%R10

(1425) 0x4736ad IMUL	%RDX,%R10

(1425) 0x4736b1 MOV	-0x48(%RBP),%RCX

(1425) 0x4736b5 LEA	(%RCX,%R10,1),%R11

(1425) 0x4736b9 MOV	-0xf0(%RBP),%R15

(1425) 0x4736c0 IMUL	%RAX,%R15

(1425) 0x4736c4 ADD	%R15,%R11

(1425) 0x4736c7 LEA	(%R12,%R11,8),%R8

(1425) 0x4736cb CMP	%R8,-0x58(%RBP)

(1425) 0x4736cf SETAEB	-0x58(%RBP)

(1425) 0x4736d3 ADD	-0x88(%RBP),%R10

(1425) 0x4736da ADD	%R15,%R10

(1425) 0x4736dd LEA	(%R12,%R10,8),%R10

(1425) 0x4736e1 ADD	$-0x8,%R10

(1425) 0x4736e5 MOV	-0x80(%RBP),%R15

(1425) 0x4736e9 ADD	%R15,%RCX

(1425) 0x4736ec ADD	%RCX,%R9

(1425) 0x4736ef MOV	%R9,%RCX

(1425) 0x4736f2 SUB	-0xc0(%RBP),%RCX

(1425) 0x4736f9 ADD	-0xb0(%RBP),%RCX

(1425) 0x473700 MOV	-0x38(%RBP),%R15

(1425) 0x473704 LEA	(%R15,%RCX,8),%RCX

(1425) 0x473708 CMP	%RCX,%R10

(1425) 0x47370b SETAEB	-0x29(%RBP)

(1425) 0x47370f IMUL	-0xe0(%RBP),%RAX

(1425) 0x473717 MOV	-0xa8(%RBP),%RCX

(1425) 0x47371e ADD	%RAX,%RCX

(1425) 0x473721 LEA	(%RBX,%RCX,8),%RCX

(1425) 0x473725 ADD	$-0x8,%RCX

(1425) 0x473729 CMP	%R8,%RCX

(1425) 0x47372c SETB	%CL

(1425) 0x47372f ADD	-0x50(%RBP),%RAX

(1425) 0x473733 LEA	(%RBX,%RAX,8),%R15

(1425) 0x473737 CMP	%R15,%R10

(1425) 0x47373a SETB	%R10B

(1425) 0x47373e MOVZX	-0x29(%RBP),%R15D

(1425) 0x473743 TEST	%R15B,-0x58(%RBP)

(1425) 0x473747 JNE	4738b0

(1425) 0x47374d OR	%R10B,%CL

(1425) 0x473750 JE	4738b0

(1425) 0x473756 MOV	-0xa0(%RBP),%RCX

(1425) 0x47375d ADD	%RCX,%R9

(1425) 0x473760 ADD	%RCX,%R11

(1425) 0x473763 IMUL	-0x68(%RBP),%RDX

(1425) 0x473768 ADD	-0x70(%RBP),%RDX

(1425) 0x47376c XOR	%R10D,%R10D

(1425) 0x47376f MOV	-0x38(%RBP),%R15

(1425) 0x473773 JMP	4737db

  (1428) 0x473775 MOV	-0x40(%RBP),%RCX

  (1428) 0x473779 IMUL	%R10,%RCX

  (1428) 0x47377d ADD	%R9,%RCX

  (1428) 0x473780 MOV	-0x38(%RBP),%R15

  (1428) 0x473784 MOVSD	0x10(%R15,%RCX,8),%XMM1

  (1428) 0x47378b MULSD	%XMM0,%XMM1

  (1428) 0x47378f ADDSD	0x10(%R12,%R11,8),%XMM1

  (1428) 0x473796 MOVSD	%XMM1,0x10(%R12,%R11,8)

  (1428) 0x47379d MOVSD	0x8(%R15,%RCX,8),%XMM1

  (1428) 0x4737a4 MULSD	%XMM0,%XMM1

  (1428) 0x4737a8 ADDSD	0x8(%R12,%R11,8),%XMM1

  (1428) 0x4737af MOVSD	%XMM1,0x8(%R12,%R11,8)

  (1428) 0x4737b6 MULSD	(%R15,%RCX,8),%XMM0

  (1428) 0x4737bc ADDSD	(%R12,%R11,8),%XMM0

  (1428) 0x4737c2 MOVSD	%XMM0,(%R12,%R11,8)

  (1428) 0x4737c8 LEA	0x1(%R10),%RCX

  (1428) 0x4737cc ADD	%RSI,%RDX

  (1428) 0x4737cf CMP	%R13,%R10

  (1428) 0x4737d2 MOV	%RCX,%R10

  (1428) 0x4737d5 JE	473610

  (1428) 0x4737db TEST	%R14,%R14

  (1428) 0x4737de JLE	4737c8

  (1428) 0x4737e0 LEA	(%RAX,%R10,1),%RCX

  (1428) 0x4737e4 MOVSD	(%RBX,%RCX,8),%XMM0

  (1428) 0x4737e9 CMP	$0x4,%RDI

  (1428) 0x4737ed JB	47386a

  (1428) 0x4737ef MOV	$0x18,%R15D

  (1428) 0x4737f5 MOV	-0x118(%RBP),%RCX

  (1428) 0x4737fc NOPL	(%RAX)

    (1429) 0x473800 MOVSD	-0x18(%RDX,%R15,1),%XMM1

    (1429) 0x473807 MULSD	%XMM0,%XMM1

    (1429) 0x47380b ADDSD	-0x18(%R8,%R15,1),%XMM1

    (1429) 0x473812 MOVSD	%XMM1,-0x18(%R8,%R15,1)

    (1429) 0x473819 MOVSD	-0x10(%RDX,%R15,1),%XMM1

    (1429) 0x473820 MULSD	%XMM0,%XMM1

    (1429) 0x473824 ADDSD	-0x10(%R8,%R15,1),%XMM1

    (1429) 0x47382b MOVSD	%XMM1,-0x10(%R8,%R15,1)

    (1429) 0x473832 MOVSD	-0x8(%RDX,%R15,1),%XMM1

    (1429) 0x473839 MULSD	%XMM0,%XMM1

    (1429) 0x47383d ADDSD	-0x8(%R8,%R15,1),%XMM1

    (1429) 0x473844 MOVSD	%XMM1,-0x8(%R8,%R15,1)

    (1429) 0x47384b MOVSD	(%RDX,%R15,1),%XMM1

    (1429) 0x473851 MULSD	%XMM0,%XMM1

    (1429) 0x473855 ADDSD	(%R8,%R15,1),%XMM1

    (1429) 0x47385b MOVSD	%XMM1,(%R8,%R15,1)

    (1429) 0x473861 ADD	$0x20,%R15

    (1429) 0x473865 DEC	%RCX

    (1429) 0x473868 JNE	473800

  (1428) 0x47386a MOV	-0x120(%RBP),%RCX

  (1428) 0x473871 CMP	$0x1,%ECX

  (1428) 0x473874 JE	47389c

  (1428) 0x473876 CMP	$0x3,%ECX

  (1428) 0x473879 JE	473775

  (1428) 0x47387f CMP	$0x2,%ECX

  (1428) 0x473882 MOV	-0x38(%RBP),%R15

  (1428) 0x473886 JNE	4737c8

  (1428) 0x47388c MOV	-0x40(%RBP),%RCX

  (1428) 0x473890 IMUL	%R10,%RCX

  (1428) 0x473894 ADD	%R9,%RCX

  (1428) 0x473897 JMP	47379d

  (1428) 0x47389c MOV	-0x40(%RBP),%RCX

  (1428) 0x4738a0 IMUL	%R10,%RCX

  (1428) 0x4738a4 ADD	%R9,%RCX

  (1428) 0x4738a7 MOV	-0x38(%RBP),%R15

  (1428) 0x4738ab JMP	4737b6

(1425) 0x4738b0 IMUL	-0x68(%RBP),%RDX

(1425) 0x4738b5 ADD	-0x70(%RBP),%RDX

(1425) 0x4738b9 XOR	%ECX,%ECX

(1425) 0x4738bb MOV	-0x38(%RBP),%R15

(1425) 0x4738bf JMP	4738e3

0x4738c1 NOPW	%CS:(%RAX,%RAX,1)

  (1426) 0x4738d0 LEA	0x1(%RCX),%R9

  (1426) 0x4738d4 ADD	%RSI,%RDX

  (1426) 0x4738d7 CMP	%R13,%RCX

  (1426) 0x4738da MOV	%R9,%RCX

  (1426) 0x4738dd JE	473610

  (1426) 0x4738e3 TEST	%R14,%R14

  (1426) 0x4738e6 JLE	4738d0

  (1426) 0x4738e8 LEA	(%RAX,%RCX,1),%R9

  (1426) 0x4738ec XOR	%R10D,%R10D

  (1426) 0x4738ef NOP

    (1427) 0x4738f0 MOVSD	(%RDX,%R10,8),%XMM0

    (1427) 0x4738f6 MULSD	(%RBX,%R9,8),%XMM0

    (1427) 0x4738fc ADDSD	(%R8,%R10,8),%XMM0

    (1427) 0x473902 MOVSD	%XMM0,(%R8,%R10,8)

    (1427) 0x473908 INC	%R10

    (1427) 0x47390b CMP	%R10,%RDI

    (1427) 0x47390e JNE	4738f0

  (1426) 0x473910 JMP	4738d0

0x473912 LEA	0xbeaf7(%RIP),%RDI

0x473919 MOV	-0x5c(%RBP),%ESI

0x47391c ADD	$0x108,%RSP

0x473923 POP	%RBX

0x473924 POP	%R12

0x473926 POP	%R13

0x473928 POP	%R14

0x47392a POP	%R15

0x47392c POP	%RBP

0x47392d JMP	403050

0x473932 ADD	$0x108,%RSP

0x473939 POP	%RBX

0x47393a POP	%R12

0x47393c POP	%R13

0x47393e POP	%R14

0x473940 POP	%R15

0x473942 POP	%RBP

0x473943 RET

0x473944 NOPW	%CS:(%RAX,%RAX,1)

Coverage (%)	Name	Source Location	Module
►86.88+	__kmp_invoke_microtask		libiomp5.so
○	__kmp_invoke_task_func		libiomp5.so
○	__kmp_launch_thread		libiomp5.so
○	_INTERNALea951ae6::__kmp_launc[...]		libiomp5.so
○	start_thread		libc.so.6
○	__GI___clone3		libc.so.6
►8.31+	__kmp_invoke_microtask		libiomp5.so
○	__kmp_invoke_task_func		libiomp5.so
○	__kmp_launch_thread		libiomp5.so
○	_INTERNALea951ae6::__kmp_launc[...]		libiomp5.so
►2.40+	__kmp_invoke_microtask		libiomp5.so
○	__kmp_invoke_task_func		libiomp5.so
○	__kmp_fork_call		libiomp5.so
○	__kmpc_fork_call		libiomp5.so
○	LPlusTimes	Collapse.hpp:74	exec
○	SteadyStateSolver	SteadyStateSolver.cpp:79	exec
○	main	kripke.cpp:504	exec
○	__libc_start_call_main		libc.so.6
○	__libc_start_main		libc.so.6
○	_start	kripke.cpp:0	exec
►1.25+	__kmp_invoke_microtask		libiomp5.so
○	__kmp_invoke_task_func		libiomp5.so
○	__kmp_launch_thread		libiomp5.so
○	_INTERNALea951ae6::__kmp_launc[...]		libiomp5.so
○	start_thread		libc.so.6

min	med	avg	max

Percentile Index	10	20	30	40	50	60	70	80	90	100
Value

min	med	avg	max

Percentile Index	10	20	30	40	50	60	70	80	90	100
Value

Path /

Average path: Display a virtual path defined by average values of all real paths

The code analyzed by CQA in that panel excludes loops and represents 0.00% of application time for run icx_10

Source file and lines	Collapse.hpp:74-76
Module	exec

The function is defined in:

/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/pattern/kernel/For.hpp:137
/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/util/Layout.hpp:190
/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/index/RangeSegment.hpp:131
/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/internal/Iterators.hpp:216,269
/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/util/TypedViewBase.hpp:189
/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/src/Kripke/Kernel/LPlusTimes.cpp:57
/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/policy/openmp/kernel/Collapse.hpp:74-76

Warnings:
Ignoring paths for analysis

gain
potential
hint
expert

Vectorization

Your function is not vectorized. Only 11% of vector register length is used (average across all SSE/AVX instructions). By vectorizing your function, you can lower the cost of an iteration from 16.63 to 1.37 cycles (12.09x speedup).

Details

All SSE/AVX instructions are used in scalar version (process only one data element in vector registers). Since your execution units are vector units, only a vectorized function can use their full power.

Workaround

Try another compiler or update/tune your current one
Make array accesses unit-stride:
- If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA): for(i) a[i].x = b[i].x; (slow, non stride 1) => for(i) a.x[i] = b.x[i]; (fast, stride 1)

Execution units bottlenecks

Found no such bottlenecks but see expert reports for more complex bottlenecks.

No data for this section

CALL instructions

Detected function call instructions.

Details

Calling (and then returning from) a function prevents many compiler optimizations (like vectorization), breaks control flow (which reduces pipeline performance) and executes extra instructions to save/restore the registers used inside it, which is very expensive (dozens of cycles). Consider to inline small functions.

__kmpc_for_static_init_8@plt: 1 occurrences►
- /home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/policy/openmp/kernel/Collapse.hpp:74

Complex instructions

Detected COMPLEX INSTRUCTIONS.

Details

These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.

CMOVG: 2 occurrences►
- /home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/index/RangeSegment.hpp:131
- /home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/src/Kripke/Kernel/LPlusTimes.cpp:57
CMOVLE: 1 occurrences►
- /home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/index/RangeSegment.hpp:131

Type of elements and instruction set

No instructions are processing arithmetic or math operations on FP elements. This function is probably writing/copying data or processing integer elements.

Matching between your function (in the source code) and the binary function

The binary function does not contain any FP arithmetical operations. The binary function is loading 184 bytes. The binary function is storing 232 bytes.

General properties

nb instructions	133
nb uops	133
loop length	634
used x86 registers	16
used mmx registers	0
used xmm registers	0
used ymm registers	0
used zmm registers	0
nb stack references	30

Front-end

MACRO FUSION NOT POSSIBLE FIT IN UOP CACHE

micro-operation queue	16.63 cycles
front end	16.63 cycles

Back-end

	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15
uops	8.50	8.50	8.50	8.50	8.50	8.50	13.75	13.75	13.75	13.75	0.00	0.00	0.00	0.00	0.00	0.00
cycles	8.50	8.50	8.50	8.50	8.50	8.50	13.75	13.75	13.75	13.75	0.00	0.00	0.00	0.00	0.00	0.00

Execution ports to units layout:

P0: ALU
P1: ALU
P2: ALU
P3: ALU, BRU
P4: ALU, BRU
P5: ALU, BRU
P6 (512 bits): store address, load
P7 (512 bits): store address, load
P8 (512 bits): store address, load
P9 (512 bits): store address, load
P10 (512 bits): VPU, DIV/SQRT
P11 (512 bits): VPU, DIV/SQRT
P12 (512 bits): VPU
P13 (512 bits): VPU
P14 (512 bits): FP store data
P15 (512 bits): FP store data

Cycles executing div or sqrt instructions

Cycles summary

Front-end	16.63
Dispatch	13.75
Overall L1	16.63

Vectorization ratios

all	0%
load	0%
store	0%
mul	0%
add-sub	0%
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	0%

Vector efficiency ratios

all	11%
load	12%
store	11%
mul	12%
add-sub	12%
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	11%

Cycles and memory resources usage

Assuming all data fit into the L1 cache, each call to the function takes 16.63 cycles. At this rate:

4% of peak load performance is reached (11.07 out of 256.00 bytes loaded per cycle (GB/s @ 1GHz))
10% of peak store performance is reached (13.95 out of 128.00 bytes stored per cycle (GB/s @ 1GHz))

Front-end bottlenecks

Performance is limited by instruction throughput (loading/decoding program instructions to execution core) (front-end is a bottleneck). By removing all these bottlenecks, you can lower the cost of an iteration from 16.63 to 13.75 cycles (1.21x speedup).

ASM code

In the binary file, the address of the function is: 4733f0

Instruction	Nb FU	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	Latency	Recip. throughput	Vectorization
PUSH %RBP	1	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
MOV %RSP,%RBP	1	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
PUSH %R15	1	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R14	1	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R13	1	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R12	1	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %RBX	1	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
SUB $0x108,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
MOVL $0,-0x60(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (6.3%)
TEST %R9,%R9	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	scal (12.5%)
JS 473932 <_ZNK14LPlusTimesSdomclIN6Kripke11ArchLayoutTINS1_12ArchT_OpenMPENS1_11LayoutT_DGZEEEEEvT_NS1_6SdomIdERKNS1_4Core3SetESB_SB_SB_RNS8_5FieldIdJNS1_6MomentENS1_5GroupENS1_4ZoneEEEERNSC_IdJNS1_9DirectionESE_SF_EEERNSC_IdJSI_SD_EEE.extracted+0x542>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	1	0.50-1	N/A
MOV %RDX,-0x108(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV (%R8),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,-0x100(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV 0x10(%R8),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,-0x50(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV 0x18(%R8),%R13	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	scal (12.5%)
MOV 0x20(%R8),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,-0xf8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV 0x30(%R8),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,-0x48(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV 0x38(%R8),%R14	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	scal (12.5%)
MOV 0x48(%R8),%R12	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	scal (12.5%)
MOV 0x68(%R8),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,-0xf0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV 0x70(%R8),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,-0xe8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV 0xb0(%R8),%RBX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	scal (12.5%)
MOV 0xc8(%R8),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,-0xe0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV 0xf8(%R8),%R15	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	scal (12.5%)
MOV 0x118(%R8),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,-0x40(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV 0x120(%R8),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,-0x78(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV (%RDI),%ESI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %R9,-0x90(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOVQ $0,-0x98(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (6.3%)
MOVQ $0x1,-0x128(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (6.3%)
SUB $0x8,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
LEA -0x128(%RBP),%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
LEA 0xbef2b(%RIP),%RDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
LEA -0x60(%RBP),%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
LEA -0x98(%RBP),%R8	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
LEA -0x90(%RBP),%R9	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
MOV %ESI,-0x5c(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (6.3%)
MOV $0x22,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
PUSH $0x1	1	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH $0x1	1	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %RAX	1	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CALL 403140 <__kmpc_for_static_init_8@plt>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0.50	N/A
ADD $0x20,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
MOV -0x98(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV -0x90(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,-0xd8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
SUB %RAX,%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
MOV %RCX,-0xd0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
JB 473912 <_ZNK14LPlusTimesSdomclIN6Kripke11ArchLayoutTINS1_12ArchT_OpenMPENS1_11LayoutT_DGZEEEEEvT_NS1_6SdomIdERKNS1_4Core3SetESB_SB_SB_RNS8_5FieldIdJNS1_6MomentENS1_5GroupENS1_4ZoneEEEERNSC_IdJNS1_9DirectionESE_SF_EEERNSC_IdJSI_SD_EEE.extracted+0x522>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	1	0.50-1	N/A
SUB -0x50(%RBP),%R13	1	0.17	0.17	0.17	0.17	0.17	0.17	0.25	0.25	0.25	0.25	1	0.25	scal (12.5%)
SUB -0x48(%RBP),%R14	1	0.17	0.17	0.17	0.17	0.17	0.17	0.25	0.25	0.25	0.25	1	0.25	scal (12.5%)
XOR %EAX,%EAX	1	0	0	0	0	0	0	0	0	0	0	0	0.25	N/A
TEST %R14,%R14	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	scal (12.5%)
MOV $0,%EDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
CMOVG %R14,%RDI	2	0.33	0.33	0.33	0.33	0.33	0.33	0	0	0	0	1	0.33	N/A
TEST %R13,%R13	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	scal (12.5%)
CMOVLE %RAX,%R13	2	0.33	0.33	0.33	0.33	0.33	0.33	0	0	0	0	1	0.33	scal (12.5%)
JLE 473912 <_ZNK14LPlusTimesSdomclIN6Kripke11ArchLayoutTINS1_12ArchT_OpenMPENS1_11LayoutT_DGZEEEEEvT_NS1_6SdomIdERKNS1_4Core3SetESB_SB_SB_RNS8_5FieldIdJNS1_6MomentENS1_5GroupENS1_4ZoneEEEERNSC_IdJNS1_9DirectionESE_SF_EEERNSC_IdJSI_SD_EEE.extracted+0x522>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	1	0.50-1	N/A
MOV -0x48(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
LEA (%RDI,%RCX,1),%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
MOV %RAX,-0x88(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV -0x50(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,%RSI	1	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV -0x40(%RBP),%RDX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
IMUL %RDX,%RSI	1	0.33	0.33	0.33	0	0	0	0	0	0	0	3	0.33	N/A
XOR %R9D,%R9D	1	0	0	0	0	0	0	0	0	0	0	0	0.25	scal (6.3%)
TEST %RDX,%RDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	scal (12.5%)
MOV $0,%R8D	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
CMOVG %RDX,%R8	2	0.33	0.33	0.33	0.33	0.33	0.33	0	0	0	0	1	0.33	N/A
MOV $0,%R10D	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	scal (6.3%)
CMOVS %RDX,%R10	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	scal (12.5%)
MOV %R13,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
MOV %R8,-0xc8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
IMUL %R8,%R11	1	0.33	0.33	0.33	0	0	0	0	0	0	0	3	0.33	scal (12.5%)
MOV %R11,-0xb8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV %R13,%R8	1	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV %R10,-0xc0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
IMUL %R10,%R8	1	0.33	0.33	0.33	0	0	0	0	0	0	0	3	0.33	N/A
MOV %R8,-0xb0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
ADD %R13,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
MOV %RAX,-0xa8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
DEC %R13	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	scal (12.5%)
MOV %RDI,%RAX	1	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
SHR $0x2,%RAX	1	0	0	0	0.33	0.33	0.33	0	0	0	0	1	0.33	N/A
MOV %RAX,-0x118(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV $0x7ffffffffffffffc,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
AND %RDI,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
MOV %RAX,-0xa0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV %EDI,%EAX	1	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
AND $0x3,%EAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
MOV %RAX,-0x120(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
LEA (,%RCX,8),%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
MOV %RSI,-0x80(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
LEA (%RAX,%RSI,8),%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
ADD %R15,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
MOV %RAX,-0x70(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV -0x78(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
LEA (,%RAX,8),%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
MOV %RAX,-0x68(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
LEA (,%RDX,8),%RSI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
MOV %R15,-0x38(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
JMP 473628 <_ZNK14LPlusTimesSdomclIN6Kripke11ArchLayoutTINS1_12ArchT_OpenMPENS1_11LayoutT_DGZEEEEEvT_NS1_6SdomIdERKNS1_4Core3SetESB_SB_SB_RNS8_5FieldIdJNS1_6MomentENS1_5GroupENS1_4ZoneEEEERNSC_IdJNS1_9DirectionESE_SF_EEERNSC_IdJSI_SD_EEE.extracted+0x238>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	1	N/A
NOPW (%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
NOPW %CS:(%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
NOPW %CS:(%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
LEA 0xbeaf7(%RIP),%RDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
MOV -0x5c(%RBP),%ESI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
ADD $0x108,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
POP %RBX	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R12	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R13	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R14	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R15	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %RBP	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
JMP 403050 <__kmpc_for_static_fini@plt>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	1	N/A
ADD $0x108,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
POP %RBX	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R12	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R13	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R14	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R15	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %RBP	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
RET	1	0	0	0	0.33	0.33	0.33	0	0	0	0	1	0.50	N/A
NOPW %CS:(%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A

The code analyzed by CQA in that panel excludes loops and represents 0.00% of application time for run icx_10

Source file and lines	Collapse.hpp:74-76
Module	exec

The function is defined in:

/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/pattern/kernel/For.hpp:137
/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/util/Layout.hpp:190
/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/index/RangeSegment.hpp:131
/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/internal/Iterators.hpp:216,269
/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/util/TypedViewBase.hpp:189
/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/src/Kripke/Kernel/LPlusTimes.cpp:57
/home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/policy/openmp/kernel/Collapse.hpp:74-76

Warnings:
Ignoring paths for analysis

gain
potential
hint
expert

Vectorization

Details

Workaround

Try another compiler or update/tune your current one
Make array accesses unit-stride:
- If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA): for(i) a[i].x = b[i].x; (slow, non stride 1) => for(i) a.x[i] = b.x[i]; (fast, stride 1)

Execution units bottlenecks

Found no such bottlenecks but see expert reports for more complex bottlenecks.

No data for this section

CALL instructions

Detected function call instructions.

Details

__kmpc_for_static_init_8@plt: 1 occurrences►
- /home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/policy/openmp/kernel/Collapse.hpp:74

Complex instructions

Detected COMPLEX INSTRUCTIONS.

Details

These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.

CMOVG: 2 occurrences►
- /home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/index/RangeSegment.hpp:131
- /home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/src/Kripke/Kernel/LPlusTimes.cpp:57
CMOVLE: 1 occurrences►
- /home/eoseret/qaas_runs_ZEN5/173-940-2141/intel/Kripke/build/Kripke/tpl/raja/include/RAJA/index/RangeSegment.hpp:131

Type of elements and instruction set

No instructions are processing arithmetic or math operations on FP elements. This function is probably writing/copying data or processing integer elements.

Matching between your function (in the source code) and the binary function

The binary function does not contain any FP arithmetical operations. The binary function is loading 184 bytes. The binary function is storing 232 bytes.

General properties

nb instructions	133
nb uops	133
loop length	634
used x86 registers	16
used mmx registers	0
used xmm registers	0
used ymm registers	0
used zmm registers	0
nb stack references	30

Front-end

MACRO FUSION NOT POSSIBLE FIT IN UOP CACHE

micro-operation queue	16.63 cycles
front end	16.63 cycles

Back-end

	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15
uops	8.50	8.50	8.50	8.50	8.50	8.50	13.75	13.75	13.75	13.75	0.00	0.00	0.00	0.00	0.00	0.00
cycles	8.50	8.50	8.50	8.50	8.50	8.50	13.75	13.75	13.75	13.75	0.00	0.00	0.00	0.00	0.00	0.00

Execution ports to units layout:

P0: ALU
P1: ALU
P2: ALU
P3: ALU, BRU
P4: ALU, BRU
P5: ALU, BRU
P6 (512 bits): store address, load
P7 (512 bits): store address, load
P8 (512 bits): store address, load
P9 (512 bits): store address, load
P10 (512 bits): VPU, DIV/SQRT
P11 (512 bits): VPU, DIV/SQRT
P12 (512 bits): VPU
P13 (512 bits): VPU
P14 (512 bits): FP store data
P15 (512 bits): FP store data

Cycles executing div or sqrt instructions

Cycles summary

Front-end	16.63
Dispatch	13.75
Overall L1	16.63

Vectorization ratios

all	0%
load	0%
store	0%
mul	0%
add-sub	0%
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	0%

Vector efficiency ratios

all	11%
load	12%
store	11%
mul	12%
add-sub	12%
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	11%

Cycles and memory resources usage

Assuming all data fit into the L1 cache, each call to the function takes 16.63 cycles. At this rate:

4% of peak load performance is reached (11.07 out of 256.00 bytes loaded per cycle (GB/s @ 1GHz))
10% of peak store performance is reached (13.95 out of 128.00 bytes stored per cycle (GB/s @ 1GHz))

Front-end bottlenecks

ASM code

In the binary file, the address of the function is: 4733f0

Instruction	Nb FU	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	Latency	Recip. throughput	Vectorization
PUSH %RBP	1	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
MOV %RSP,%RBP	1	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
PUSH %R15	1	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R14	1	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R13	1	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R12	1	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %RBX	1	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
SUB $0x108,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
MOVL $0,-0x60(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (6.3%)
TEST %R9,%R9	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	scal (12.5%)
JS 473932 <_ZNK14LPlusTimesSdomclIN6Kripke11ArchLayoutTINS1_12ArchT_OpenMPENS1_11LayoutT_DGZEEEEEvT_NS1_6SdomIdERKNS1_4Core3SetESB_SB_SB_RNS8_5FieldIdJNS1_6MomentENS1_5GroupENS1_4ZoneEEEERNSC_IdJNS1_9DirectionESE_SF_EEERNSC_IdJSI_SD_EEE.extracted+0x542>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	1	0.50-1	N/A
MOV %RDX,-0x108(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV (%R8),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,-0x100(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV 0x10(%R8),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,-0x50(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV 0x18(%R8),%R13	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	scal (12.5%)
MOV 0x20(%R8),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,-0xf8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV 0x30(%R8),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,-0x48(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV 0x38(%R8),%R14	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	scal (12.5%)
MOV 0x48(%R8),%R12	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	scal (12.5%)
MOV 0x68(%R8),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,-0xf0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV 0x70(%R8),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,-0xe8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV 0xb0(%R8),%RBX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	scal (12.5%)
MOV 0xc8(%R8),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,-0xe0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV 0xf8(%R8),%R15	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	scal (12.5%)
MOV 0x118(%R8),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,-0x40(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV 0x120(%R8),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,-0x78(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV (%RDI),%ESI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %R9,-0x90(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOVQ $0,-0x98(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (6.3%)
MOVQ $0x1,-0x128(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (6.3%)
SUB $0x8,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
LEA -0x128(%RBP),%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
LEA 0xbef2b(%RIP),%RDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
LEA -0x60(%RBP),%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
LEA -0x98(%RBP),%R8	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
LEA -0x90(%RBP),%R9	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
MOV %ESI,-0x5c(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (6.3%)
MOV $0x22,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
PUSH $0x1	1	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH $0x1	1	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %RAX	1	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CALL 403140 <__kmpc_for_static_init_8@plt>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0.50	N/A
ADD $0x20,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
MOV -0x98(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV -0x90(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,-0xd8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
SUB %RAX,%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
MOV %RCX,-0xd0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
JB 473912 <_ZNK14LPlusTimesSdomclIN6Kripke11ArchLayoutTINS1_12ArchT_OpenMPENS1_11LayoutT_DGZEEEEEvT_NS1_6SdomIdERKNS1_4Core3SetESB_SB_SB_RNS8_5FieldIdJNS1_6MomentENS1_5GroupENS1_4ZoneEEEERNSC_IdJNS1_9DirectionESE_SF_EEERNSC_IdJSI_SD_EEE.extracted+0x522>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	1	0.50-1	N/A
SUB -0x50(%RBP),%R13	1	0.17	0.17	0.17	0.17	0.17	0.17	0.25	0.25	0.25	0.25	1	0.25	scal (12.5%)
SUB -0x48(%RBP),%R14	1	0.17	0.17	0.17	0.17	0.17	0.17	0.25	0.25	0.25	0.25	1	0.25	scal (12.5%)
XOR %EAX,%EAX	1	0	0	0	0	0	0	0	0	0	0	0	0.25	N/A
TEST %R14,%R14	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	scal (12.5%)
MOV $0,%EDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
CMOVG %R14,%RDI	2	0.33	0.33	0.33	0.33	0.33	0.33	0	0	0	0	1	0.33	N/A
TEST %R13,%R13	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	scal (12.5%)
CMOVLE %RAX,%R13	2	0.33	0.33	0.33	0.33	0.33	0.33	0	0	0	0	1	0.33	scal (12.5%)
JLE 473912 <_ZNK14LPlusTimesSdomclIN6Kripke11ArchLayoutTINS1_12ArchT_OpenMPENS1_11LayoutT_DGZEEEEEvT_NS1_6SdomIdERKNS1_4Core3SetESB_SB_SB_RNS8_5FieldIdJNS1_6MomentENS1_5GroupENS1_4ZoneEEEERNSC_IdJNS1_9DirectionESE_SF_EEERNSC_IdJSI_SD_EEE.extracted+0x522>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	1	0.50-1	N/A
MOV -0x48(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
LEA (%RDI,%RCX,1),%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
MOV %RAX,-0x88(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV -0x50(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
MOV %RAX,%RSI	1	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV -0x40(%RBP),%RDX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
IMUL %RDX,%RSI	1	0.33	0.33	0.33	0	0	0	0	0	0	0	3	0.33	N/A
XOR %R9D,%R9D	1	0	0	0	0	0	0	0	0	0	0	0	0.25	scal (6.3%)
TEST %RDX,%RDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	scal (12.5%)
MOV $0,%R8D	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
CMOVG %RDX,%R8	2	0.33	0.33	0.33	0.33	0.33	0.33	0	0	0	0	1	0.33	N/A
MOV $0,%R10D	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	scal (6.3%)
CMOVS %RDX,%R10	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	scal (12.5%)
MOV %R13,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
MOV %R8,-0xc8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
IMUL %R8,%R11	1	0.33	0.33	0.33	0	0	0	0	0	0	0	3	0.33	scal (12.5%)
MOV %R11,-0xb8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV %R13,%R8	1	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV %R10,-0xc0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
IMUL %R10,%R8	1	0.33	0.33	0.33	0	0	0	0	0	0	0	3	0.33	N/A
MOV %R8,-0xb0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
ADD %R13,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
MOV %RAX,-0xa8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
DEC %R13	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	scal (12.5%)
MOV %RDI,%RAX	1	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
SHR $0x2,%RAX	1	0	0	0	0.33	0.33	0.33	0	0	0	0	1	0.33	N/A
MOV %RAX,-0x118(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV $0x7ffffffffffffffc,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
AND %RDI,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
MOV %RAX,-0xa0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV %EDI,%EAX	1	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
AND $0x3,%EAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
MOV %RAX,-0x120(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
LEA (,%RCX,8),%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
MOV %RSI,-0x80(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
LEA (%RAX,%RSI,8),%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
ADD %R15,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
MOV %RAX,-0x70(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
MOV -0x78(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
LEA (,%RAX,8),%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
MOV %RAX,-0x68(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
LEA (,%RDX,8),%RSI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
MOV %R15,-0x38(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	4	0.50	scal (12.5%)
JMP 473628 <_ZNK14LPlusTimesSdomclIN6Kripke11ArchLayoutTINS1_12ArchT_OpenMPENS1_11LayoutT_DGZEEEEEvT_NS1_6SdomIdERKNS1_4Core3SetESB_SB_SB_RNS8_5FieldIdJNS1_6MomentENS1_5GroupENS1_4ZoneEEEERNSC_IdJNS1_9DirectionESE_SF_EEERNSC_IdJSI_SD_EEE.extracted+0x238>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	1	N/A
NOPW (%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
NOPW %CS:(%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
NOPW %CS:(%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
LEA 0xbeaf7(%RIP),%RDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.25	N/A
MOV -0x5c(%RBP),%ESI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	3	0.25	N/A
ADD $0x108,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
POP %RBX	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R12	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R13	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R14	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R15	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %RBP	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
JMP 403050 <__kmpc_for_static_fini@plt>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	1	N/A
ADD $0x108,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	1	0.17	N/A
POP %RBX	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R12	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R13	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R14	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R15	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %RBP	1	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
RET	1	0	0	0	0.33	0.33	0.33	0	0	0	0	1	0.50	N/A
NOPW %CS:(%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A

Name	Coverage (%)	Time (s)
▼void LPlusTimesSdom::operator() >(Kripke::ArchLayoutT, Kripke::SdomId, Kripke::Core::Set const&, Kripke::Core::Set const&, Kripke::Core::Set const&, K...–	3.44	0.72
▼Loop 1425 - For.hpp:137-137 - exec–	0.01	0.01
▼Loop 1428 - LPlusTimes.cpp:57-57 - exec–	0.02	0.01
○Loop 1429 - For.hpp:137-137 - exec	3.41	0.71
▼Loop 1426 - For.hpp:137-137 - exec–	0.00	0.00
○Loop 1427 - For.hpp:137-137 - exec	0.00	0.00

Report Configuration

Vectorization

Details

Workaround

Execution units bottlenecks

CALL instructions

Details

Complex instructions

Details

Type of elements and instruction set

Matching between your function (in the source code) and the binary function

General properties

Front-end

Back-end

Cycles summary

Vectorization ratios

Vector efficiency ratios

Cycles and memory resources usage

Front-end bottlenecks

ASM code

Vectorization

Details

Workaround

Execution units bottlenecks

CALL instructions

Details

Complex instructions

Details

Type of elements and instruction set

Matching between your function (in the source code) and the binary function

General properties

Front-end

Back-end

Cycles summary

Vectorization ratios

Vector efficiency ratios

Cycles and memory resources usage

Front-end bottlenecks

ASM code