| Function: __generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0 | Module: exec | Source: generate_chunk_kernel.f90:85-161 | Coverage (incl. loops): 0.05% | (excl. loops): 0.00% |
|---|
| Function: __generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0 | Module: exec | Source: generate_chunk_kernel.f90:85-161 | Coverage (incl. loops): 0.05% | (excl. loops): 0.00% |
|---|
/home/eoseret/qaas_runs_ZEN5/174-049-0948/intel/CloverLeaf1.3-FC/build/CloverLeaf1.3-FC/CloverLeaf_ref/kernels/generate_chunk_kernel.f90: 85 - 161 |
-------------------------------------------------------------------------------- |
85: !$OMP PARALLEL SHARED(x_cent,y_cent) |
86: !$OMP DO |
87: DO k=y_min-2,y_max+2 |
88: !$OMP SIMD |
89: DO j=x_min-2,x_max+2 |
90: energy0(j,k)=state_energy(1) |
91: ENDDO |
92: ENDDO |
93: !$OMP END DO |
94: !$OMP DO |
95: DO k=y_min-2,y_max+2 |
96: !$OMP SIMD |
97: DO j=x_min-2,x_max+2 |
98: density0(j,k)=state_density(1) |
99: ENDDO |
100: ENDDO |
101: !$OMP END DO |
102: !$OMP DO |
103: DO k=y_min-2,y_max+2 |
104: !$OMP SIMD |
105: DO j=x_min-2,x_max+2 |
106: xvel0(j,k)=state_xvel(1) |
107: ENDDO |
108: ENDDO |
109: !$OMP END DO |
110: !$OMP DO |
111: DO k=y_min-2,y_max+2 |
112: !$OMP SIMD |
113: DO j=x_min-2,x_max+2 |
114: yvel0(j,k)=state_yvel(1) |
115: ENDDO |
116: ENDDO |
117: !$OMP END DO |
118: |
119: DO state=2,number_of_states |
120: |
121: ! Could the velocity setting be thread unsafe? |
122: x_cent=state_xmin(state) |
123: y_cent=state_ymin(state) |
124: |
125: !$OMP DO PRIVATE(radius,jt,kt) |
126: DO k=y_min-2,y_max+2 |
127: !$OMP SIMD |
128: DO j=x_min-2,x_max+2 |
129: IF(state_geometry(state).EQ.g_rect ) THEN |
130: IF(vertexx(j+1).GE.state_xmin(state).AND.vertexx(j).LT.state_xmax(state)) THEN |
131: IF(vertexy(k+1).GE.state_ymin(state).AND.vertexy(k).LT.state_ymax(state)) THEN |
132: energy0(j,k)=state_energy(state) |
133: density0(j,k)=state_density(state) |
134: DO kt=k,k+1 |
135: DO jt=j,j+1 |
136: xvel0(jt,kt)=state_xvel(state) |
137: yvel0(jt,kt)=state_yvel(state) |
138: ENDDO |
139: ENDDO |
140: ENDIF |
141: ENDIF |
142: ELSEIF(state_geometry(state).EQ.g_circ ) THEN |
143: radius=SQRT((cellx(j)-x_cent)*(cellx(j)-x_cent)+(celly(k)-y_cent)*(celly(k)-y_cent)) |
144: IF(radius.LE.state_radius(state))THEN |
145: energy0(j,k)=state_energy(state) |
146: density0(j,k)=state_density(state) |
147: DO kt=k,k+1 |
148: DO jt=j,j+1 |
149: xvel0(jt,kt)=state_xvel(state) |
150: yvel0(jt,kt)=state_yvel(state) |
151: ENDDO |
152: ENDDO |
153: ENDIF |
154: ELSEIF(state_geometry(state).EQ.g_point) THEN |
155: IF(vertexx(j).EQ.x_cent .AND. vertexy(k).EQ.y_cent) THEN |
156: energy0(j,k)=state_energy(state) |
157: density0(j,k)=state_density(state) |
158: DO kt=k,k+1 |
159: DO jt=j,j+1 |
160: xvel0(jt,kt)=state_xvel(state) |
161: yvel0(jt,kt)=state_yvel(state) |
0x42f480 PUSH %RBP |
0x42f481 MOV %RSP,%RBP |
0x42f484 PUSH %R15 |
0x42f486 PUSH %R14 |
0x42f488 PUSH %R13 |
0x42f48a PUSH %R12 |
0x42f48c PUSH %RBX |
0x42f48d MOV %RDI,%R15 |
0x42f490 AND $-0x40,%RSP |
0x42f494 SUB $0x140,%RSP |
0x42f49b MOV 0x120(%RDI),%RDX |
0x42f4a2 MOV 0x118(%RDI),%RCX |
0x42f4a9 MOV 0x108(%RDI),%RSI |
0x42f4b0 MOV 0x100(%RDI),%R8 |
0x42f4b7 MOV 0xf8(%RDI),%R9 |
0x42f4be MOV 0xf0(%RDI),%R10 |
0x42f4c5 MOV 0x128(%RDI),%RAX |
0x42f4cc MOV 0x110(%RDI),%RBX |
0x42f4d3 MOV 0xe8(%RDI),%R11 |
0x42f4da MOV %RDX,0x128(%RSP) |
0x42f4e2 MOV %RCX,0x68(%RSP) |
0x42f4e7 MOV %RSI,0x50(%RSP) |
0x42f4ec MOV %R8,0x48(%RSP) |
0x42f4f1 MOV %R9,0x40(%RSP) |
0x42f4f6 MOV %R10,0xf0(%RSP) |
0x42f4fe MOV %RAX,0x58(%RSP) |
0x42f503 MOV %RBX,0x130(%RSP) |
0x42f50b MOV %R11,0x60(%RSP) |
0x42f510 MOV 0xe0(%RDI),%R12 |
0x42f517 MOV 0xd0(%RDI),%R14 |
0x42f51e MOV 0xd8(%RDI),%R13 |
0x42f525 MOV 0x10(%RDI),%RDI |
0x42f529 MOV %R12,0xe8(%RSP) |
0x42f531 MOV %R14,0xd0(%RSP) |
0x42f539 MOV (%RDI),%EBX |
0x42f53b MOV %R13,0xd8(%RSP) |
0x42f543 CALL 402380 <@plt_start@+0x360> |
0x42f548 MOV %EAX,%R12D |
0x42f54b MOV %EAX,0x7c(%RSP) |
0x42f54f CALL 4022f0 <@plt_start@+0x2d0> |
0x42f554 MOV %EAX,%R14D |
0x42f557 MOV 0x18(%R15),%RAX |
0x42f55b SUB $0x2,%EBX |
0x42f55e MOV (%RAX),%EAX |
0x42f560 ADD $0x3,%EAX |
0x42f563 SUB %EBX,%EAX |
0x42f565 CLTD |
0x42f566 IDIV %R12D |
0x42f569 CMP %EDX,%R14D |
0x42f56c JL 430ec5 |
0x42f572 MOV %EAX,%ECX |
0x42f574 IMUL %R14D,%ECX |
0x42f578 ADD %EDX,%ECX |
0x42f57a ADD %ECX,%EAX |
0x42f57c CMP %EAX,%ECX |
0x42f57e JGE 42f665 |
0x42f584 MOV (%R15),%RSI |
0x42f587 ADD %EBX,%EAX |
0x42f589 ADD %EBX,%ECX |
0x42f58b MOV 0x8(%R15),%R8 |
0x42f58f MOV 0xf0(%RSP),%RBX |
0x42f597 MOVSXD %ECX,%RDX |
0x42f59a MOV %EAX,0x118(%RSP) |
0x42f5a1 MOV 0x48(%R15),%R12 |
0x42f5a5 MOV 0x70(%R15),%R13 |
0x42f5a9 MOVB $0,0xf8(%RSP) |
0x42f5b1 MOV (%RSI),%R11D |
0x42f5b4 MOV (%R8),%EAX |
0x42f5b7 LEA (,%RBX,8),%RDI |
0x42f5bf IMUL %RBX,%RDX |
0x42f5c3 MOV 0x40(%RSP),%RBX |
0x42f5c8 VMOVQ %RDI,%XMM3 |
0x42f5cd MOVSXD %R11D,%RSI |
0x42f5d0 LEA -0x2(%R11),%R10D |
0x42f5d4 LEA 0x3(%RAX),%R9D |
0x42f5d8 SUB %R11D,%EAX |
0x42f5db VMOVQ %RSI,%XMM4 |
0x42f5e0 LEA 0x3(%R11,%RAX,1),%R11D |
0x42f5e5 LEA 0x4(%RAX),%EDI |
0x42f5e8 MOV %R10D,0x13c(%RSP) |
0x42f5f0 ADD %RBX,%RSI |
0x42f5f3 MOV %EAX,0x108(%RSP) |
0x42f5fa MOV %EDI,0x110(%RSP) |
0x42f601 ADD %RDX,%RSI |
0x42f604 ADD %RBX,%RDX |
0x42f607 CMP %R9D,%R10D |
0x42f60a CMOVGE %R10D,%R11D |
0x42f60e LEA -0x10(%R12,%RSI,8),%R8 |
0x42f613 VMOVQ %XMM3,%R10 |
0x42f618 MOV %R11D,0x120(%RSP) |
(212) 0x42f620 CMP %R9D,0x13c(%RSP) |
(212) 0x42f628 JL 430431 |
(212) 0x42f62e MOV 0x120(%RSP),%ESI |
(212) 0x42f635 INC %ECX |
(212) 0x42f637 CMP %ESI,%R9D |
(212) 0x42f63a JE 4310f4 |
(212) 0x42f640 MOV 0xf0(%RSP),%RAX |
(212) 0x42f648 ADD %R10,%R8 |
(212) 0x42f64b ADD %RAX,%RDX |
(212) 0x42f64e CMP %ECX,0x118(%RSP) |
(212) 0x42f655 JG 42f620 |
0x42f657 CMPB $0,0xf8(%RSP) |
0x42f65f JNE 43041d |
0x42f665 CALL 402370 <@plt_start@+0x350> |
0x42f66a MOV 0x18(%R15),%RDX |
0x42f66e MOV 0x10(%R15),%R13 |
0x42f672 MOV (%RDX),%EAX |
0x42f674 MOV (%R13),%R12D |
0x42f678 ADD $0x3,%EAX |
0x42f67b SUB $0x2,%R12D |
0x42f67f SUB %R12D,%EAX |
0x42f682 CLTD |
0x42f683 IDIVL 0x7c(%RSP) |
0x42f687 CMP %EDX,%R14D |
0x42f68a JL 430ebc |
0x42f690 MOV %EAX,%ECX |
0x42f692 IMUL %R14D,%ECX |
0x42f696 ADD %EDX,%ECX |
0x42f698 ADD %ECX,%EAX |
0x42f69a CMP %EAX,%ECX |
0x42f69c JGE 42f77d |
0x42f6a2 MOV (%R15),%R8 |
0x42f6a5 MOV 0x8(%R15),%RBX |
0x42f6a9 ADD %R12D,%EAX |
0x42f6ac ADD %R12D,%ECX |
0x42f6af MOV %EAX,0x118(%RSP) |
0x42f6b6 MOV 0xe8(%RSP),%RAX |
0x42f6be MOV 0x40(%R15),%R12 |
0x42f6c2 MOVSXD %ECX,%RDX |
0x42f6c5 MOV 0x68(%R15),%R13 |
0x42f6c9 MOVB $0,0xf8(%RSP) |
0x42f6d1 MOV (%R8),%R11D |
0x42f6d4 MOV (%RBX),%ESI |
0x42f6d6 MOV 0x60(%RSP),%RBX |
0x42f6db LEA (,%RAX,8),%RDI |
0x42f6e3 IMUL %RAX,%RDX |
0x42f6e7 MOVSXD %R11D,%R8 |
0x42f6ea LEA -0x2(%R11),%R10D |
0x42f6ee LEA 0x3(%RSI),%R9D |
0x42f6f2 SUB %R11D,%ESI |
0x42f6f5 VMOVQ %R8,%XMM4 |
0x42f6fa ADD %RBX,%R8 |
0x42f6fd LEA 0x3(%R11,%RSI,1),%R11D |
0x42f702 LEA 0x4(%RSI),%EAX |
0x42f705 ADD %RDX,%R8 |
0x42f708 ADD %RBX,%RDX |
0x42f70b CMP %R9D,%R10D |
0x42f70e MOV %R10D,0x13c(%RSP) |
0x42f716 CMOVGE %R10D,%R11D |
0x42f71a LEA -0x10(%R12,%R8,8),%R8 |
0x42f71f MOV %RDI,%R10 |
0x42f722 MOV %ESI,0x108(%RSP) |
0x42f729 MOV %EAX,0x110(%RSP) |
0x42f730 MOV %R11D,0x120(%RSP) |
(206) 0x42f738 CMP %R9D,0x13c(%RSP) |
(206) 0x42f740 JL 430c0a |
(206) 0x42f746 MOV 0x120(%RSP),%EDI |
(206) 0x42f74d INC %ECX |
(206) 0x42f74f CMP %EDI,%R9D |
(206) 0x42f752 JE 431124 |
(206) 0x42f758 MOV 0xe8(%RSP),%RSI |
(206) 0x42f760 ADD %R10,%R8 |
(206) 0x42f763 ADD %RSI,%RDX |
(206) 0x42f766 CMP %ECX,0x118(%RSP) |
(206) 0x42f76d JG 42f738 |
0x42f76f CMPB $0,0xf8(%RSP) |
0x42f777 JNE 4303d3 |
0x42f77d CALL 402370 <@plt_start@+0x350> |
0x42f782 MOV 0x18(%R15),%RDX |
0x42f786 MOV 0x10(%R15),%RDI |
0x42f78a MOV (%RDX),%EAX |
0x42f78c MOV (%RDI),%EBX |
0x42f78e ADD $0x3,%EAX |
0x42f791 SUB $0x2,%EBX |
0x42f794 SUB %EBX,%EAX |
0x42f796 CLTD |
0x42f797 IDIVL 0x7c(%RSP) |
0x42f79b CMP %EDX,%R14D |
0x42f79e JL 430eb3 |
0x42f7a4 MOV %EAX,%ECX |
0x42f7a6 IMUL %R14D,%ECX |
0x42f7aa ADD %EDX,%ECX |
0x42f7ac ADD %ECX,%EAX |
0x42f7ae CMP %EAX,%ECX |
0x42f7b0 JGE 42f899 |
0x42f7b6 MOV (%R15),%R8 |
0x42f7b9 ADD %EBX,%EAX |
0x42f7bb ADD %EBX,%ECX |
0x42f7bd MOV 0x8(%R15),%R9 |
0x42f7c1 MOV 0x130(%RSP),%RBX |
0x42f7c9 MOVSXD %ECX,%RDX |
0x42f7cc MOV 0x50(%R15),%R12 |
0x42f7d0 MOV 0x78(%R15),%R13 |
0x42f7d4 MOV %EAX,0x118(%RSP) |
0x42f7db MOVB $0,0xf8(%RSP) |
0x42f7e3 MOV (%R8),%R11D |
0x42f7e6 MOV (%R9),%ESI |
0x42f7e9 LEA (,%RBX,8),%RDI |
0x42f7f1 IMUL %RBX,%RDX |
0x42f7f5 MOV 0x68(%RSP),%RBX |
0x42f7fa VMOVQ %RDI,%XMM10 |
0x42f7ff MOVSXD %R11D,%RAX |
0x42f802 LEA -0x2(%R11),%R10D |
0x42f806 LEA 0x3(%RSI),%R9D |
0x42f80a SUB %R11D,%ESI |
0x42f80d VMOVQ %RAX,%XMM4 |
0x42f812 LEA 0x3(%R11,%RSI,1),%R11D |
0x42f817 LEA 0x4(%RSI),%EDI |
0x42f81a MOV %R10D,0x13c(%RSP) |
0x42f822 ADD %RBX,%RAX |
0x42f825 MOV %ESI,0x108(%RSP) |
0x42f82c MOV %EDI,0x110(%RSP) |
0x42f833 ADD %RDX,%RAX |
0x42f836 ADD %RBX,%RDX |
0x42f839 CMP %R10D,%R9D |
0x42f83c CMOVLE %R10D,%R11D |
0x42f840 LEA -0x10(%R12,%RAX,8),%R8 |
0x42f845 VMOVQ %XMM10,%R10 |
0x42f84a MOV %R11D,0x120(%RSP) |
(200) 0x42f852 MOV 0x13c(%RSP),%EAX |
(200) 0x42f859 CMP %EAX,%R9D |
(200) 0x42f85c JG 43096a |
(200) 0x42f862 MOV 0x120(%RSP),%EBX |
(200) 0x42f869 INC %ECX |
(200) 0x42f86b CMP %EBX,%R9D |
(200) 0x42f86e JE 431154 |
(200) 0x42f874 MOV 0x130(%RSP),%RDI |
(200) 0x42f87c ADD %R10,%R8 |
(200) 0x42f87f ADD %RDI,%RDX |
(200) 0x42f882 CMP %ECX,0x118(%RSP) |
(200) 0x42f889 JG 42f852 |
0x42f88b CMPB $0,0xf8(%RSP) |
0x42f893 JNE 4303ae |
0x42f899 CALL 402370 <@plt_start@+0x350> |
0x42f89e MOV 0x18(%R15),%RDX |
0x42f8a2 MOV 0x10(%R15),%RDI |
0x42f8a6 MOV (%RDX),%EAX |
0x42f8a8 MOV (%RDI),%EBX |
0x42f8aa ADD $0x3,%EAX |
0x42f8ad SUB $0x2,%EBX |
0x42f8b0 SUB %EBX,%EAX |
0x42f8b2 CLTD |
0x42f8b3 IDIVL 0x7c(%RSP) |
0x42f8b7 CMP %EDX,%R14D |
0x42f8ba JL 430eaa |
0x42f8c0 MOV %EAX,%ECX |
0x42f8c2 IMUL %R14D,%ECX |
0x42f8c6 ADD %EDX,%ECX |
0x42f8c8 ADD %ECX,%EAX |
0x42f8ca CMP %EAX,%ECX |
0x42f8cc JGE 42f9b8 |
0x42f8d2 MOV (%R15),%R8 |
0x42f8d5 ADD %EBX,%EAX |
0x42f8d7 ADD %EBX,%ECX |
0x42f8d9 MOV 0x8(%R15),%R9 |
0x42f8dd MOV 0x128(%RSP),%RBX |
0x42f8e5 MOVSXD %ECX,%RDX |
0x42f8e8 MOV 0x58(%R15),%R12 |
0x42f8ec MOV 0x80(%R15),%R13 |
0x42f8f3 MOV %EAX,0x118(%RSP) |
0x42f8fa MOVB $0,0xf8(%RSP) |
0x42f902 MOV (%R8),%R11D |
0x42f905 MOV (%R9),%ESI |
0x42f908 LEA (,%RBX,8),%RDI |
0x42f910 IMUL %RBX,%RDX |
0x42f914 MOV 0x58(%RSP),%RBX |
0x42f919 VMOVQ %RDI,%XMM15 |
0x42f91e MOVSXD %R11D,%RAX |
0x42f921 LEA -0x2(%R11),%R10D |
0x42f925 LEA 0x3(%RSI),%R9D |
0x42f929 SUB %R11D,%ESI |
0x42f92c VMOVQ %RAX,%XMM4 |
0x42f931 LEA 0x3(%R11,%RSI,1),%R11D |
0x42f936 LEA 0x4(%RSI),%EDI |
0x42f939 MOV %R10D,0x13c(%RSP) |
0x42f941 ADD %RBX,%RAX |
0x42f944 MOV %ESI,0x108(%RSP) |
0x42f94b MOV %EDI,0x110(%RSP) |
0x42f952 ADD %RDX,%RAX |
0x42f955 ADD %RBX,%RDX |
0x42f958 CMP %R10D,%R9D |
0x42f95b CMOVLE %R10D,%R11D |
0x42f95f LEA -0x10(%R12,%RAX,8),%R8 |
0x42f964 VMOVQ %XMM15,%R10 |
0x42f969 MOV %R11D,0x120(%RSP) |
(194) 0x42f971 MOV 0x13c(%RSP),%EAX |
(194) 0x42f978 CMP %EAX,%R9D |
(194) 0x42f97b JG 4306ca |
(194) 0x42f981 MOV 0x120(%RSP),%EBX |
(194) 0x42f988 INC %ECX |
(194) 0x42f98a CMP %EBX,%R9D |
(194) 0x42f98d JE 4310c4 |
(194) 0x42f993 MOV 0x128(%RSP),%RDI |
(194) 0x42f99b ADD %R10,%R8 |
(194) 0x42f99e ADD %RDI,%RDX |
(194) 0x42f9a1 CMP %ECX,0x118(%RSP) |
(194) 0x42f9a8 JG 42f971 |
0x42f9aa CMPB $0,0xf8(%RSP) |
0x42f9b2 JNE 4303f8 |
0x42f9b8 CALL 402370 <@plt_start@+0x350> |
0x42f9bd MOV 0x60(%R15),%RDI |
0x42f9c1 MOV (%RDI),%EDX |
0x42f9c3 CMP $0x1,%EDX |
0x42f9c6 JLE 430349 |
0x42f9cc MOV 0x58(%RSP),%RBX |
0x42f9d1 MOV 0xd8(%RSP),%R13 |
0x42f9d9 MOV 0x50(%RSP),%RSI |
0x42f9de MOV 0x48(%RSP),%RCX |
0x42f9e3 MOV 0xd0(%RSP),%R11 |
0x42f9eb MOV 0xf0(%RSP),%RDI |
0x42f9f3 MOV %RDX,0x70(%RSP) |
0x42f9f8 MOV 0x130(%RSP),%RDX |
0x42fa00 MOV $0x1,%R10D |
0x42fa06 MOV %RBX,%R8 |
0x42fa09 SUB %RSI,%R13 |
0x42fa0c LEA -0x1(%RBX),%RBX |
0x42fa10 NEG %R8 |
0x42fa13 LEA (,%R13,8),%RAX |
0x42fa1b SUB %RDX,%RDI |
0x42fa1e MOV %RBX,0x80(%RSP) |
0x42fa26 SAL $0x3,%R8 |
0x42fa2a MOV %RAX,0x38(%RSP) |
0x42fa2f MOV %RDI,0xb0(%RSP) |
0x42fa37 LEA (%R8,%RCX,8),%R9 |
0x42fa3b LEA (%R8,%R11,8),%R12 |
0x42fa3f MOV %R14D,%EBX |
0x42fa42 MOV %R10,%R14 |
0x42fa45 MOV %R9,0x88(%RSP) |
0x42fa4d MOV %R12,0x90(%RSP) |
0x42fa55 JMP 42fa76 |
0x42fa57 NOPW (%RAX,%RAX,1) |
(185) 0x42fa60 CALL 402370 <@plt_start@+0x350> |
(185) 0x42fa65 MOV 0x70(%RSP),%RDI |
(185) 0x42fa6a INC %R14 |
(185) 0x42fa6d CMP %RDI,%R14 |
(185) 0x42fa70 JE 430349 |
(185) 0x42fa76 MOV 0x10(%R15),%R9 |
(185) 0x42fa7a MOV 0x18(%R15),%R12 |
(185) 0x42fa7e VMOVQ 0x88(%R15),%XMM5 |
(185) 0x42fa87 VMOVQ 0x98(%R15),%XMM10 |
(185) 0x42fa90 MOV (%R9),%R11D |
(185) 0x42fa93 MOV (%R12),%EAX |
(185) 0x42fa97 VMOVQ %XMM5,%R8 |
(185) 0x42fa9c VMOVQ %XMM10,%RCX |
(185) 0x42faa1 VMOVSD (%R8,%R14,8),%XMM3 |
(185) 0x42faa7 VMOVSD (%RCX,%R14,8),%XMM4 |
(185) 0x42faad VUNPCKLPD %XMM3,%XMM4,%XMM6 |
(185) 0x42fab1 VMOVUPD %XMM6,0x130(%R15) |
(185) 0x42faba SUB $0x2,%R11D |
(185) 0x42fabe ADD $0x3,%EAX |
(185) 0x42fac1 SUB %R11D,%EAX |
(185) 0x42fac4 CLTD |
(185) 0x42fac5 IDIVL 0x7c(%RSP) |
(185) 0x42fac9 CMP %EDX,%EBX |
(185) 0x42facb JL 430340 |
(185) 0x42fad1 MOV %EAX,%R13D |
(185) 0x42fad4 IMUL %EBX,%R13D |
(185) 0x42fad8 ADD %R13D,%EDX |
(185) 0x42fadb ADD %EDX,%EAX |
(185) 0x42fadd CMP %EAX,%EDX |
(185) 0x42fadf JGE 42fa60 |
(185) 0x42fae5 MOV (%R15),%RSI |
(185) 0x42fae8 MOV 0x8(%R15),%RDI |
(185) 0x42faec LEA (%R11,%RDX,1),%R10D |
(185) 0x42faf0 ADD %R11D,%EAX |
(185) 0x42faf3 MOV 0x50(%RSP),%R11 |
(185) 0x42faf8 MOV %R10D,0x13c(%RSP) |
(185) 0x42fb00 MOV %EAX,0xc0(%RSP) |
(185) 0x42fb07 MOV 0x60(%RSP),%R13 |
(185) 0x42fb0c VMOVQ 0xc8(%R15),%XMM2 |
(185) 0x42fb15 VMOVQ 0x20(%R15),%XMM13 |
(185) 0x42fb1b VMOVQ 0xb0(%R15),%XMM12 |
(185) 0x42fb24 VMOVQ 0xb8(%R15),%XMM11 |
(185) 0x42fb2d VMOVQ 0xc0(%R15),%XMM15 |
(185) 0x42fb36 VMOVQ 0x30(%R15),%XMM14 |
(185) 0x42fb3c MOV (%RSI),%ECX |
(185) 0x42fb3e MOV (%RDI),%EAX |
(185) 0x42fb40 MOV 0xf0(%RSP),%RSI |
(185) 0x42fb48 MOVSXD %R10D,%RDI |
(185) 0x42fb4b MOV 0xe8(%RSP),%R10 |
(185) 0x42fb53 ADD %RDI,%R11 |
(185) 0x42fb56 VMOVQ 0xa8(%R15),%XMM9 |
(185) 0x42fb5f VMOVQ 0x90(%R15),%XMM28 |
(185) 0x42fb66 MOV %R11,0x118(%RSP) |
(185) 0x42fb6e MOV 0x40(%RSP),%R11 |
(185) 0x42fb73 VMOVDQA64 %XMM2,%XMM20 |
(185) 0x42fb79 IMUL %RDI,%RSI |
(185) 0x42fb7d LEA -0x2(%RCX),%R8D |
(185) 0x42fb81 LEA 0x3(%RAX),%R9D |
(185) 0x42fb85 ADD $0x4,%EAX |
(185) 0x42fb88 MOV %R10,%RDX |
(185) 0x42fb8b MOV %R8D,0xc4(%RSP) |
(185) 0x42fb93 MOVSXD %R8D,%R8 |
(185) 0x42fb96 MOV %R9D,0x138(%RSP) |
(185) 0x42fb9e IMUL %RDI,%RDX |
(185) 0x42fba2 LEA (%R8,%R11,1),%R12 |
(185) 0x42fba6 ADD %R8,%R13 |
(185) 0x42fba9 SUB %ECX,%EAX |
(185) 0x42fbab ADD %RSI,%R12 |
(185) 0x42fbae MOV %R12,0x110(%RSP) |
(185) 0x42fbb6 MOV 0x68(%RSP),%R12 |
(185) 0x42fbbb LEA (%R13,%RDX,1),%R9 |
(185) 0x42fbc0 MOV 0x58(%RSP),%R13 |
(185) 0x42fbc5 MOV %R9,0x108(%RSP) |
(185) 0x42fbcd MOV 0x130(%RSP),%R9 |
(185) 0x42fbd5 ADD %R8,%R12 |
(185) 0x42fbd8 ADD %R13,%R8 |
(185) 0x42fbdb MOV 0x128(%RSP),%R13 |
(185) 0x42fbe3 VMOVQ %R12,%XMM7 |
(185) 0x42fbe8 IMUL %RDI,%R9 |
(185) 0x42fbec MOV %R8,0xa8(%RSP) |
(185) 0x42fbf4 SUB %R9,%RSI |
(185) 0x42fbf7 SUB %R9,%RDX |
(185) 0x42fbfa ADD %R9,%R12 |
(185) 0x42fbfd MOVSXD %ECX,%R9 |
(185) 0x42fc00 IMUL %R13,%RDI |
(185) 0x42fc04 LEA (%RDI,%R8,1),%RDI |
(185) 0x42fc08 MOV 0x68(%RSP),%R8 |
(185) 0x42fc0d MOV %RDI,0x120(%RSP) |
(185) 0x42fc15 SUB %R8,%R11 |
(185) 0x42fc18 LEA (%R11,%RSI,1),%RSI |
(185) 0x42fc1c MOV %RSI,0xd0(%RSP) |
(185) 0x42fc24 MOV 0x130(%RSP),%R13 |
(185) 0x42fc2c MOV 0x48(%RSP),%RDI |
(185) 0x42fc31 SUB %R13,%R10 |
(185) 0x42fc34 LEA (%R9,%RDI,1),%R11 |
(185) 0x42fc38 MOV %R10,0xb8(%RSP) |
(185) 0x42fc40 MOV 0x60(%RSP),%R10 |
(185) 0x42fc45 SUB %R8,%R10 |
(185) 0x42fc48 VMOVQ %XMM13,%R8 |
(185) 0x42fc4d LEA (%R10,%RDX,1),%RDX |
(185) 0x42fc51 MOV 0x38(%RSP),%R10 |
(185) 0x42fc56 LEA (%R8,%R11,8),%RSI |
(185) 0x42fc5a ADD %RAX,%R11 |
(185) 0x42fc5d ADD 0x38(%R15),%R10 |
(185) 0x42fc61 ADD %R9,%RAX |
(185) 0x42fc64 LEA 0x8(%R8,%R11,8),%R13 |
(185) 0x42fc69 MOV %RDX,0xc8(%RSP) |
(185) 0x42fc71 MOV %RAX,0x98(%RSP) |
(185) 0x42fc79 LEA (,%R14,8),%RAX |
(185) 0x42fc81 XOR %EDX,%EDX |
(185) 0x42fc83 MOV %EBX,%R11D |
(185) 0x42fc86 VMOVQ %RAX,%XMM16 |
(185) 0x42fc8c MOV %R13,0xf8(%RSP) |
(185) 0x42fc94 MOV %RSI,0xa0(%RSP) |
(185) 0x42fc9c MOV 0x118(%RSP),%R13 |
(185) 0x42fca4 MOV %R12,0x118(%RSP) |
(185) 0x42fcac VMOVQ %R10,%XMM8 |
(185) 0x42fcb1 NOPW %CS:(%RAX,%RAX,1) |
(185) 0x42fcbc NOPL (%RAX) |
(186) 0x42fcc0 MOV 0x138(%RSP),%EBX |
(186) 0x42fcc7 INCL 0x13c(%RSP) |
(186) 0x42fcce CMP %EBX,0xc4(%RSP) |
(186) 0x42fcd5 JGE 4300e0 |
(186) 0x42fcdb VMOVQ %XMM12,%RAX |
(186) 0x42fce0 VMOVQ %XMM11,%RBX |
(186) 0x42fce5 MOVSXD 0x13c(%RSP),%RDX |
(186) 0x42fced MOV (%RAX,%R14,4),%R9D |
(186) 0x42fcf1 CMP (%RBX),%R9D |
(186) 0x42fcf4 JE 430190 |
(186) 0x42fcfa MOV 0x128(%RSP),%R10 |
(186) 0x42fd02 MOV 0x130(%RSP),%RSI |
(186) 0x42fd0a MOV 0x80(%RSP),%RDI |
(186) 0x42fd12 MOV 0x98(%RSP),%R12 |
(186) 0x42fd1a MOV 0xa8(%RSP),%RAX |
(186) 0x42fd22 MOV 0x88(%RSP),%R8 |
(186) 0x42fd2a VMOVQ %XMM7,%RCX |
(186) 0x42fd2f VMOVQ %XMM15,%RBX |
(186) 0x42fd34 MOV (%RBX),%EBX |
(186) 0x42fd36 VMOVDQA %XMM9,%XMM6 |
(186) 0x42fd3a MOV %R11D,0xd8(%RSP) |
(186) 0x42fd42 IMUL %RDX,%RSI |
(186) 0x42fd46 IMUL %R10,%RDX |
(186) 0x42fd4a ADD %RCX,%RSI |
(186) 0x42fd4d LEA (%RDI,%RDX,1),%R10 |
(186) 0x42fd51 ADD %RDX,%RAX |
(186) 0x42fd54 NEG %RDX |
(186) 0x42fd57 VMOVQ %XMM13,%RDI |
(186) 0x42fd5c ADD %R12,%R10 |
(186) 0x42fd5f MOV 0x90(%RSP),%R12 |
(186) 0x42fd67 SAL $0x3,%RDX |
(186) 0x42fd6b LEA (%R8,%RDX,1),%RCX |
(186) 0x42fd6f VMOVQ %XMM14,%R8 |
(186) 0x42fd74 ADD %R12,%RDX |
(186) 0x42fd77 ADD %RCX,%RDI |
(186) 0x42fd7a MOV 0x120(%RSP),%RCX |
(186) 0x42fd82 LEA (%R8,%RDX,1),%R12 |
(186) 0x42fd86 MOV %RDI,0xe0(%RSP) |
(186) 0x42fd8e MOV 0x118(%RSP),%RDX |
(186) 0x42fd96 MOV 0x108(%RSP),%R8 |
(186) 0x42fd9e MOV %R12,0x100(%RSP) |
(186) 0x42fda6 MOV 0x110(%RSP),%RDI |
(186) 0x42fdae VMOVQ %XMM20,%R12 |
(186) 0x42fdb4 JMP 42fde5 |
0x42fdb6 NOPW %CS:(%RAX,%RAX,1) |
(188) 0x42fdc0 CMP (%R12),%R9D |
(188) 0x42fdc4 JE 42ffd0 |
(188) 0x42fdca INC %RAX |
(188) 0x42fdcd INC %RDX |
(188) 0x42fdd0 INC %RCX |
(188) 0x42fdd3 INC %RSI |
(188) 0x42fdd6 INC %RDI |
(188) 0x42fdd9 INC %R8 |
(188) 0x42fddc CMP %RAX,%R10 |
(188) 0x42fddf JE 42ff30 |
(188) 0x42fde5 CMP %EBX,%R9D |
(188) 0x42fde8 JNE 42fdc0 |
(188) 0x42fdea MOV 0x100(%RSP),%R11 |
(188) 0x42fdf2 VMOVSD (%R11,%RAX,8),%XMM2 |
(188) 0x42fdf8 VMOVQ %XMM8,%R11 |
(188) 0x42fdfd VSUBSD %XMM3,%XMM2,%XMM0 |
(188) 0x42fe01 VMOVSD (%R11,%R13,8),%XMM1 |
(188) 0x42fe07 VSUBSD %XMM4,%XMM1,%XMM2 |
(188) 0x42fe0b VMULSD %XMM2,%XMM2,%XMM1 |
(188) 0x42fe0f VFMADD132SD %XMM0,%XMM1,%XMM0 |
(188) 0x42fe14 VMOVQ %XMM6,%R11 |
(188) 0x42fe19 VMOVSD (%R11,%R14,8),%XMM2 |
(188) 0x42fe1f VSQRTSD %XMM0,%XMM0,%XMM0 |
(188) 0x42fe23 VCOMISD %XMM0,%XMM2 |
(188) 0x42fe27 JB 42fdca |
(188) 0x42fe29 MOV 0x70(%R15),%R11 |
(188) 0x42fe2d VMOVSD (%R11,%R14,8),%XMM0 |
(188) 0x42fe33 MOV 0x48(%R15),%R11 |
(188) 0x42fe37 VMOVSD %XMM0,(%R11,%RDI,8) |
(188) 0x42fe3d MOV 0x68(%R15),%R11 |
(188) 0x42fe41 VMOVSD (%R11,%R14,8),%XMM1 |
(188) 0x42fe47 MOV 0x40(%R15),%R11 |
(188) 0x42fe4b VMOVSD %XMM1,(%R11,%R8,8) |
(188) 0x42fe51 VMOVQ %XMM16,%R11 |
(188) 0x42fe57 ADD 0x78(%R15),%R11 |
(188) 0x42fe5b VMOVSD (%R11),%XMM2 |
(188) 0x42fe60 VMOVQ %R11,%XMM21 |
(188) 0x42fe66 MOV 0x50(%R15),%R11 |
(188) 0x42fe6a VMOVSD %XMM2,(%R11,%RDX,8) |
(188) 0x42fe70 VMOVQ %XMM16,%R11 |
(188) 0x42fe76 ADD 0x80(%R15),%R11 |
(188) 0x42fe7d INC %RDX |
(188) 0x42fe80 VMOVSD (%R11),%XMM1 |
(188) 0x42fe85 VMOVQ %R11,%XMM0 |
(188) 0x42fe8a MOV 0x58(%R15),%R11 |
(188) 0x42fe8e VMOVSD %XMM1,(%R11,%RCX,8) |
(188) 0x42fe94 VMOVQ %XMM21,%R11 |
(188) 0x42fe9a INC %RCX |
(188) 0x42fe9d VMOVSD (%R11),%XMM2 |
(188) 0x42fea2 MOV 0x50(%R15),%R11 |
(188) 0x42fea6 VMOVSD %XMM2,(%R11,%RDX,8) |
(188) 0x42feac VMOVQ %XMM0,%R11 |
(188) 0x42feb1 VMOVSD (%R11),%XMM1 |
(188) 0x42feb6 MOV 0x58(%R15),%R11 |
(188) 0x42feba VMOVSD %XMM1,(%R11,%RCX,8) |
(188) 0x42fec0 VMOVQ %XMM21,%R11 |
(188) 0x42fec6 VMOVSD (%R11),%XMM2 |
(188) 0x42fecb MOV 0x50(%R15),%R11 |
(188) 0x42fecf VMOVSD %XMM2,(%R11,%RSI,8) |
(188) 0x42fed5 VMOVQ %XMM0,%R11 |
(188) 0x42feda VMOVSD (%R11),%XMM1 |
(188) 0x42fedf MOV 0x58(%R15),%R11 |
(188) 0x42fee3 VMOVSD %XMM1,(%R11,%RAX,8) |
(188) 0x42fee9 VMOVQ %XMM21,%R11 |
(188) 0x42feef VMOVSD (%R11),%XMM2 |
(188) 0x42fef4 MOV 0x50(%R15),%R11 |
(188) 0x42fef8 INC %RSI |
(188) 0x42fefb INC %RAX |
(188) 0x42fefe INC %RDI |
(188) 0x42ff01 INC %R8 |
(188) 0x42ff04 VMOVSD %XMM2,(%R11,%RSI,8) |
(188) 0x42ff0a VMOVQ %XMM0,%R11 |
(188) 0x42ff0f VMOVSD (%R11),%XMM0 |
(188) 0x42ff14 MOV 0x58(%R15),%R11 |
(188) 0x42ff18 VMOVSD %XMM0,(%R11,%RAX,8) |
(188) 0x42ff1e CMP %RAX,%R10 |
(188) 0x42ff21 JNE 42fde5 |
(186) 0x42ff27 NOPW (%RAX,%RAX,1) |
(186) 0x42ff30 MOV 0xd8(%RSP),%R11D |
(186) 0x42ff38 LEA 0x1(%R13),%R10 |
(186) 0x42ff3c MOV 0xf0(%RSP),%R9 |
(186) 0x42ff44 MOV 0xe8(%RSP),%RSI |
(186) 0x42ff4c MOV 0x130(%RSP),%RAX |
(186) 0x42ff54 MOV 0xb0(%RSP),%RBX |
(186) 0x42ff5c MOV 0xb8(%RSP),%RCX |
(186) 0x42ff64 MOV %R10,%R13 |
(186) 0x42ff67 MOV 0x13c(%RSP),%EDX |
(186) 0x42ff6e MOV 0x128(%RSP),%R10 |
(186) 0x42ff76 ADD %R9,0x110(%RSP) |
(186) 0x42ff7e ADD %RSI,0x108(%RSP) |
(186) 0x42ff86 ADD %RAX,0x118(%RSP) |
(186) 0x42ff8e ADD %R10,0x120(%RSP) |
(186) 0x42ff96 ADD %RBX,0xd0(%RSP) |
(186) 0x42ff9e ADD %RCX,0xc8(%RSP) |
(186) 0x42ffa6 CMP %EDX,0xc0(%RSP) |
(186) 0x42ffad JLE 430358 |
(186) 0x42ffb3 MOV 0x138(%RSP),%R12D |
(186) 0x42ffbb MOV $0x1,%EDX |
(186) 0x42ffc0 MOV %R12D,0x78(%RSP) |
(186) 0x42ffc5 JMP 42fcc0 |
0x42ffca NOPW (%RAX,%RAX,1) |
(188) 0x42ffd0 MOV 0xe0(%RSP),%R11 |
(188) 0x42ffd8 VUCOMISD (%R11,%RAX,8),%XMM3 |
(188) 0x42ffde JP 42fdca |
(188) 0x42ffe4 JNE 42fdca |
(188) 0x42ffea MOV 0x28(%R15),%R11 |
(188) 0x42ffee VUCOMISD (%R11,%R13,8),%XMM4 |
(188) 0x42fff4 JP 42fdca |
(188) 0x42fffa JNE 42fdca |
(188) 0x430000 MOV 0x70(%R15),%R11 |
(188) 0x430004 VMOVSD (%R11,%R14,8),%XMM2 |
(188) 0x43000a MOV 0x48(%R15),%R11 |
(188) 0x43000e VMOVSD %XMM2,(%R11,%RDI,8) |
(188) 0x430014 MOV 0x68(%R15),%R11 |
(188) 0x430018 VMOVSD (%R11,%R14,8),%XMM0 |
(188) 0x43001e MOV 0x40(%R15),%R11 |
(188) 0x430022 VMOVSD %XMM0,(%R11,%R8,8) |
(188) 0x430028 LEA (,%R14,8),%R11 |
(188) 0x430030 VMOVQ %R11,%XMM2 |
(188) 0x430035 ADD 0x78(%R15),%R11 |
(188) 0x430039 VMOVSD (%R11),%XMM29 |
(188) 0x43003f VMOVQ %R11,%XMM1 |
(188) 0x430044 MOV 0x50(%R15),%R11 |
(188) 0x430048 VMOVSD %XMM29,(%R11,%RDX,8) |
(188) 0x43004f VMOVQ %XMM2,%R11 |
(188) 0x430054 ADD 0x80(%R15),%R11 |
(188) 0x43005b INC %RDX |
(188) 0x43005e VMOVSD (%R11),%XMM30 |
(188) 0x430064 VMOVQ %R11,%XMM0 |
(188) 0x430069 MOV 0x58(%R15),%R11 |
(188) 0x43006d VMOVSD %XMM30,(%R11,%RCX,8) |
(188) 0x430074 VMOVQ %XMM1,%R11 |
(188) 0x430079 INC %RCX |
(188) 0x43007c VMOVSD (%R11),%XMM31 |
(188) 0x430082 MOV 0x50(%R15),%R11 |
(188) 0x430086 VMOVSD %XMM31,(%R11,%RDX,8) |
(188) 0x43008d VMOVQ %XMM0,%R11 |
(188) 0x430092 VMOVSD (%R11),%XMM17 |
(188) 0x430098 MOV 0x58(%R15),%R11 |
(188) 0x43009c VMOVSD %XMM17,(%R11,%RCX,8) |
(188) 0x4300a3 VMOVQ %XMM1,%R11 |
(188) 0x4300a8 VMOVSD (%R11),%XMM18 |
(188) 0x4300ae MOV 0x50(%R15),%R11 |
(188) 0x4300b2 VMOVSD %XMM18,(%R11,%RSI,8) |
(188) 0x4300b9 VMOVQ %XMM0,%R11 |
(188) 0x4300be VMOVSD (%R11),%XMM19 |
(188) 0x4300c4 MOV 0x58(%R15),%R11 |
(188) 0x4300c8 VMOVSD %XMM19,(%R11,%RAX,8) |
(188) 0x4300cf VMOVQ %XMM1,%R11 |
(188) 0x4300d4 JMP 42feef |
0x4300d9 NOPL (%RAX) |
(186) 0x4300e0 JE 42ff38 |
(186) 0x4300e6 MOV 0xf0(%RSP),%R12 |
(186) 0x4300ee MOV 0xe8(%RSP),%R9 |
(186) 0x4300f6 MOV 0x130(%RSP),%RDI |
(186) 0x4300fe MOV 0x128(%RSP),%R8 |
(186) 0x430106 MOV 0xb0(%RSP),%RSI |
(186) 0x43010e MOV 0xb8(%RSP),%RCX |
(186) 0x430116 MOV 0x13c(%RSP),%R10D |
(186) 0x43011e INC %R13 |
(186) 0x430121 ADD %R12,0x110(%RSP) |
(186) 0x430129 ADD %R9,0x108(%RSP) |
(186) 0x430131 ADD %RDI,0x118(%RSP) |
(186) 0x430139 ADD %R8,0x120(%RSP) |
(186) 0x430141 ADD %RSI,0xd0(%RSP) |
(186) 0x430149 ADD %RCX,0xc8(%RSP) |
(186) 0x430151 CMP %R10D,0xc0(%RSP) |
(186) 0x430159 JG 42fcc0 |
(185) 0x43015f MOV %R11D,%EBX |
(185) 0x430162 TEST %DL,%DL |
(185) 0x430164 JE 42fa60 |
(185) 0x43016a MOV 0x78(%RSP),%EDX |
(185) 0x43016e MOV %EDX,0x138(%RSP) |
(185) 0x430175 MOV 0x138(%RSP),%R8D |
(185) 0x43017d MOV %R8D,0x140(%R15) |
(185) 0x430184 JMP 42fa60 |
0x430189 NOPL (%RAX) |
(186) 0x430190 MOV 0x128(%RSP),%RDI |
(186) 0x430198 MOV 0x130(%RSP),%RCX |
(186) 0x4301a0 MOV 0xa0(%RSP),%R9 |
(186) 0x4301a8 MOV 0xf8(%RSP),%RBX |
(186) 0x4301b0 MOV 0xa8(%RSP),%R8 |
(186) 0x4301b8 VMOVQ %XMM7,%R12 |
(186) 0x4301bd MOV 0x118(%RSP),%RSI |
(186) 0x4301c5 LEA 0x1(%R13),%R10 |
(186) 0x4301c9 IMUL %RDX,%RCX |
(186) 0x4301cd SUB %R9,%RBX |
(186) 0x4301d0 MOV %R9,%RAX |
(186) 0x4301d3 IMUL %RDI,%RDX |
(186) 0x4301d7 MOV 0x120(%RSP),%RDI |
(186) 0x4301df ADD %R12,%RCX |
(186) 0x4301e2 ADD %R8,%RDX |
(186) 0x4301e5 AND $0x8,%EBX |
(186) 0x4301e8 JE 430250 |
(186) 0x4301ea VMOVQ %XMM5,%R12 |
(186) 0x4301ef VMOVSD -0x8(%R9),%XMM0 |
(186) 0x4301f5 VCOMISD (%R12,%R14,8),%XMM0 |
(186) 0x4301fb JB 430220 |
(186) 0x4301fd VMOVQ %XMM28,%RDI |
(186) 0x430203 VMOVSD (%RDI,%R14,8),%XMM1 |
(186) 0x430209 VCOMISD -0x10(%R9),%XMM1 |
(186) 0x43020f JA 430360 |
(186) 0x430215 NOPW %CS:(%RAX,%RAX,1) |
(186) 0x430220 MOV 0x120(%RSP),%RAX |
(186) 0x430228 LEA 0x1(%RSI),%RSI |
(186) 0x43022c INC %RCX |
(186) 0x43022f INC %RDX |
(186) 0x430232 LEA 0x1(%RAX),%RDI |
(186) 0x430236 MOV 0xa0(%RSP),%RAX |
(186) 0x43023e ADD $0x8,%RAX |
(186) 0x430242 CMP %RAX,0xf8(%RSP) |
(186) 0x43024a JE 42ff3c |
(186) 0x430250 VMOVQ %XMM5,%R12 |
(186) 0x430255 VMOVQ %XMM28,%RBX |
(187) 0x43025b VMOVSD -0x8(%RAX),%XMM5 |
(187) 0x430260 VCOMISD (%R12,%R14,8),%XMM5 |
(187) 0x430266 JB 4302b0 |
(187) 0x430268 VMOVSD (%RBX,%R14,8),%XMM6 |
(187) 0x43026e VCOMISD -0x10(%RAX),%XMM6 |
(187) 0x430273 JBE 4302b0 |
(187) 0x430275 MOV 0x28(%R15),%R9 |
(187) 0x430279 VMOVQ %XMM10,%R8 |
(187) 0x43027e VMOVSD (%R9,%R10,8),%XMM2 |
(187) 0x430284 VCOMISD (%R8,%R14,8),%XMM2 |
(187) 0x43028a JB 4302b0 |
(187) 0x43028c MOV 0xa0(%R15),%R8 |
(187) 0x430293 VMOVSD (%R8,%R14,8),%XMM0 |
(187) 0x430299 VCOMISD (%R9,%R13,8),%XMM0 |
(187) 0x43029f JA 430ece |
(187) 0x4302a5 NOPW %CS:(%RAX,%RAX,1) |
(187) 0x4302b0 INC %RSI |
(187) 0x4302b3 INC %RDI |
(187) 0x4302b6 INC %RCX |
(187) 0x4302b9 INC %RDX |
(187) 0x4302bc ADD $0x8,%RAX |
(187) 0x4302c0 VMOVSD -0x8(%RAX),%XMM5 |
(187) 0x4302c5 VCOMISD (%R12,%R14,8),%XMM5 |
(187) 0x4302cb JB 430310 |
(187) 0x4302cd VMOVSD (%RBX,%R14,8),%XMM6 |
(187) 0x4302d3 VCOMISD -0x10(%RAX),%XMM6 |
(187) 0x4302d8 JBE 430310 |
(187) 0x4302da MOV 0x28(%R15),%R9 |
(187) 0x4302de VMOVQ %XMM10,%R8 |
(187) 0x4302e3 VMOVSD (%R9,%R10,8),%XMM2 |
(187) 0x4302e9 VCOMISD (%R8,%R14,8),%XMM2 |
(187) 0x4302ef JB 430310 |
(187) 0x4302f1 MOV 0xa0(%R15),%R8 |
(187) 0x4302f8 VMOVSD (%R8,%R14,8),%XMM0 |
(187) 0x4302fe VCOMISD (%R9,%R13,8),%XMM0 |
(187) 0x430304 JA 430fc9 |
(187) 0x43030a NOPW (%RAX,%RAX,1) |
(187) 0x430310 INC %RSI |
(187) 0x430313 INC %RDI |
(187) 0x430316 INC %RCX |
(187) 0x430319 INC %RDX |
(187) 0x43031c ADD $0x8,%RAX |
(187) 0x430320 CMP %RAX,0xf8(%RSP) |
(187) 0x430328 JNE 43025b |
(186) 0x43032e VMOVQ %R12,%XMM5 |
(186) 0x430333 VMOVQ %RBX,%XMM28 |
(186) 0x430339 JMP 42ff3c |
0x43033e XCHG %AX,%AX |
(185) 0x430340 INC %EAX |
(185) 0x430342 XOR %EDX,%EDX |
(185) 0x430344 JMP 42fad1 |
0x430349 LEA -0x28(%RBP),%RSP |
0x43034d POP %RBX |
0x43034e POP %R12 |
0x430350 POP %R13 |
0x430352 POP %R14 |
0x430354 POP %R15 |
0x430356 POP %RBP |
0x430357 RET |
(185) 0x430358 MOV %R11D,%EBX |
(185) 0x43035b JMP 430175 |
(186) 0x430360 MOV 0x28(%R15),%R8 |
(186) 0x430364 VMOVQ %XMM10,%R9 |
(186) 0x430369 VMOVSD (%R8,%R10,8),%XMM6 |
(186) 0x43036f VCOMISD (%R9,%R14,8),%XMM6 |
(186) 0x430375 JB 430390 |
(186) 0x430377 MOV 0xa0(%R15),%RBX |
(186) 0x43037e VMOVSD (%RBX,%R14,8),%XMM2 |
(186) 0x430384 VCOMISD (%R8,%R13,8),%XMM2 |
(186) 0x43038a JA 431184 |
(186) 0x430390 MOV 0x118(%RSP),%RSI |
(186) 0x430398 JMP 430220 |
0x43039d VZEROUPPER |
0x4303a0 MOV 0x120(%RSP),%EAX |
0x4303a7 MOV %EAX,0xc8(%RSP) |
0x4303ae MOV 0xc8(%RSP),%R10D |
0x4303b6 MOV %R10D,0x140(%R15) |
0x4303bd JMP 42f899 |
0x4303c2 VZEROUPPER |
0x4303c5 MOV 0x120(%RSP),%EAX |
0x4303cc MOV %EAX,0x138(%RSP) |
0x4303d3 MOV 0x138(%RSP),%R10D |
0x4303db MOV %R10D,0x140(%R15) |
0x4303e2 JMP 42f77d |
0x4303e7 VZEROUPPER |
0x4303ea MOV 0x120(%RSP),%EAX |
0x4303f1 MOV %EAX,0xc4(%RSP) |
0x4303f8 MOV 0xc4(%RSP),%R10D |
0x430400 MOV %R10D,0x140(%R15) |
0x430407 JMP 42f9b8 |
0x43040c VZEROUPPER |
0x43040f MOV 0x120(%RSP),%ECX |
0x430416 MOV %ECX,0xe0(%RSP) |
0x43041d MOV 0xe0(%RSP),%R9D |
0x430425 MOV %R9D,0x140(%R15) |
0x43042c JMP 42f665 |
0x430431 VMOVQ %R10,%XMM3 |
0x430436 MOV 0x108(%RSP),%R10D |
0x43043e ADD $0x5,%R10D |
0x430442 MOV %R10D,%R11D |
0x430445 MOV %R10D,%EBX |
0x430448 AND $0x7,%R10D |
0x43044c SHR $0x3,%R11D |
0x430450 MOV %R10D,0x100(%RSP) |
0x430458 SAL $0x6,%R11 |
0x43045c AND $-0x8,%EBX |
0x43045f NOP |
(211) 0x430460 CMPL $0x6,0x110(%RSP) |
(211) 0x430468 JBE 4306bc |
(208) 0x43046e LEA -0x40(%R11),%R10 |
(208) 0x430472 LEA (%R11,%R8,1),%RDI |
(208) 0x430476 MOV %R8,%RAX |
(208) 0x430479 SHR $0x6,%R10 |
(208) 0x43047d INC %R10 |
(208) 0x430480 AND $0x7,%R10D |
(208) 0x430484 JE 430534 |
(208) 0x43048a CMP $0x1,%R10 |
(208) 0x43048e JE 43051d |
(208) 0x430494 CMP $0x2,%R10 |
(208) 0x430498 JE 43050b |
(208) 0x43049a CMP $0x3,%R10 |
(208) 0x43049e JE 4304f9 |
(208) 0x4304a0 CMP $0x4,%R10 |
(208) 0x4304a4 JE 4304e7 |
(208) 0x4304a6 CMP $0x5,%R10 |
(208) 0x4304aa JE 4304d5 |
(208) 0x4304ac CMP $0x6,%R10 |
(208) 0x4304b0 JE 4304c3 |
(208) 0x4304b2 VBROADCASTSD (%R13),%ZMM2 |
(208) 0x4304b9 LEA 0x40(%R8),%RAX |
(208) 0x4304bd VMOVUPD %ZMM2,(%R8) |
(208) 0x4304c3 VBROADCASTSD (%R13),%ZMM0 |
(208) 0x4304ca ADD $0x40,%RAX |
(208) 0x4304ce VMOVUPD %ZMM0,-0x40(%RAX) |
(208) 0x4304d5 VBROADCASTSD (%R13),%ZMM1 |
(208) 0x4304dc ADD $0x40,%RAX |
(208) 0x4304e0 VMOVUPD %ZMM1,-0x40(%RAX) |
(208) 0x4304e7 VBROADCASTSD (%R13),%ZMM5 |
(208) 0x4304ee ADD $0x40,%RAX |
(208) 0x4304f2 VMOVUPD %ZMM5,-0x40(%RAX) |
(208) 0x4304f9 VBROADCASTSD (%R13),%ZMM6 |
(208) 0x430500 ADD $0x40,%RAX |
(208) 0x430504 VMOVUPD %ZMM6,-0x40(%RAX) |
(208) 0x43050b VBROADCASTSD (%R13),%ZMM7 |
(208) 0x430512 ADD $0x40,%RAX |
(208) 0x430516 VMOVUPD %ZMM7,-0x40(%RAX) |
(208) 0x43051d VBROADCASTSD (%R13),%ZMM8 |
(208) 0x430524 ADD $0x40,%RAX |
(208) 0x430528 VMOVUPD %ZMM8,-0x40(%RAX) |
(208) 0x43052f CMP %RDI,%RAX |
(208) 0x430532 JE 4305af |
(207) 0x430534 VBROADCASTSD (%R13),%ZMM9 |
(207) 0x43053b ADD $0x200,%RAX |
(207) 0x430541 VMOVUPD %ZMM9,-0x200(%RAX) |
(207) 0x430548 VBROADCASTSD (%R13),%ZMM10 |
(207) 0x43054f VMOVUPD %ZMM10,-0x1c0(%RAX) |
(207) 0x430556 VBROADCASTSD (%R13),%ZMM11 |
(207) 0x43055d VMOVUPD %ZMM11,-0x180(%RAX) |
(207) 0x430564 VBROADCASTSD (%R13),%ZMM12 |
(207) 0x43056b VMOVUPD %ZMM12,-0x140(%RAX) |
(207) 0x430572 VBROADCASTSD (%R13),%ZMM13 |
(207) 0x430579 VMOVUPD %ZMM13,-0x100(%RAX) |
(207) 0x430580 VBROADCASTSD (%R13),%ZMM14 |
(207) 0x430587 VMOVUPD %ZMM14,-0xc0(%RAX) |
(207) 0x43058e VBROADCASTSD (%R13),%ZMM15 |
(207) 0x430595 VMOVUPD %ZMM15,-0x80(%RAX) |
(207) 0x43059c VBROADCASTSD (%R13),%ZMM2 |
(207) 0x4305a3 VMOVUPD %ZMM2,-0x40(%RAX) |
(207) 0x4305aa CMP %RDI,%RAX |
(207) 0x4305ad JNE 430534 |
(208) 0x4305af MOV 0x13c(%RSP),%EAX |
(208) 0x4305b6 MOV 0x100(%RSP),%EDI |
(208) 0x4305bd MOV %EBX,%ESI |
(208) 0x4305bf ADD %EBX,%EAX |
(208) 0x4305c1 TEST %EDI,%EDI |
(208) 0x4305c3 JE 43063f |
(209) 0x4305c5 MOV 0x108(%RSP),%EDI |
(209) 0x4305cc SUB %ESI,%EDI |
(209) 0x4305ce LEA 0x5(%RDI),%R10D |
(209) 0x4305d2 ADD $0x4,%EDI |
(209) 0x4305d5 CMP $0x2,%EDI |
(209) 0x4305d8 JBE 430600 |
(209) 0x4305da VBROADCASTSD (%R13),%YMM0 |
(209) 0x4305e0 VMOVQ %XMM4,%RDI |
(209) 0x4305e5 ADD %RDX,%RDI |
(209) 0x4305e8 ADD %RDI,%RSI |
(209) 0x4305eb VMOVUPD %YMM0,-0x10(%R12,%RSI,8) |
(209) 0x4305f2 MOV %R10D,%ESI |
(209) 0x4305f5 AND $-0x4,%ESI |
(209) 0x4305f8 ADD %ESI,%EAX |
(209) 0x4305fa AND $0x3,%R10D |
(209) 0x4305fe JE 43063f |
(209) 0x430600 MOVSXD %EAX,%R10 |
(209) 0x430603 LEA 0x1(%RAX),%EDI |
(209) 0x430606 VMOVSD (%R13),%XMM1 |
(209) 0x43060c ADD %RDX,%R10 |
(209) 0x43060f VMOVSD %XMM1,(%R12,%R10,8) |
(209) 0x430615 CMP %EDI,%R9D |
(209) 0x430618 JLE 43063f |
(209) 0x43061a MOVSXD %EDI,%RSI |
(209) 0x43061d ADD $0x2,%EAX |
(209) 0x430620 ADD %RDX,%RSI |
(209) 0x430623 VMOVSD %XMM1,(%R12,%RSI,8) |
(209) 0x430629 CMP %EAX,%R9D |
(209) 0x43062c JLE 43063f |
(209) 0x43062e CLTQ |
(209) 0x430630 VMOVSD (%R13),%XMM5 |
(209) 0x430636 ADD %RDX,%RAX |
(209) 0x430639 VMOVSD %XMM5,(%R12,%RAX,8) |
(208) 0x43063f MOV 0x120(%RSP),%EAX |
(208) 0x430646 INC %ECX |
(208) 0x430648 VMOVQ %XMM3,%R10 |
(208) 0x43064d CMP %EAX,%R9D |
(208) 0x430650 JE 430683 |
(211) 0x430652 MOV 0xf0(%RSP),%RDI |
(211) 0x43065a ADD %R10,%R8 |
(211) 0x43065d ADD %RDI,%RDX |
(211) 0x430660 CMP %ECX,0x118(%RSP) |
(211) 0x430667 JG 430460 |
0x43066d VZEROUPPER |
0x430670 CMPB $0,0xf8(%RSP) |
0x430678 JE 42f665 |
0x43067e JMP 43041d |
(208) 0x430683 MOV 0xf0(%RSP),%RSI |
(208) 0x43068b ADD %R10,%R8 |
(208) 0x43068e ADD %RSI,%RDX |
(208) 0x430691 CMP %ECX,0x118(%RSP) |
(208) 0x430698 JLE 43040c |
(208) 0x43069e CMPL $0x6,0x110(%RSP) |
(208) 0x4306a6 MOV %R9D,0xe0(%RSP) |
(208) 0x4306ae MOVB $0x1,0xf8(%RSP) |
(208) 0x4306b6 JA 43046e |
(210) 0x4306bc MOV 0x13c(%RSP),%EAX |
(210) 0x4306c3 XOR %ESI,%ESI |
(210) 0x4306c5 JMP 4305c5 |
0x4306ca VMOVQ %R10,%XMM3 |
0x4306cf MOV 0x108(%RSP),%R10D |
0x4306d7 ADD $0x5,%R10D |
0x4306db MOV %R10D,%R11D |
0x4306de MOV %R10D,%EBX |
0x4306e1 AND $0x7,%R10D |
0x4306e5 SHR $0x3,%R11D |
0x4306e9 MOV %R10D,0x100(%RSP) |
0x4306f1 SAL $0x6,%R11 |
0x4306f5 AND $-0x8,%EBX |
0x4306f8 NOPL (%RAX,%RAX,1) |
(193) 0x430700 CMPL $0x6,0x110(%RSP) |
(193) 0x430708 JBE 43095c |
(190) 0x43070e LEA -0x40(%R11),%R10 |
(190) 0x430712 LEA (%R11,%R8,1),%RDI |
(190) 0x430716 MOV %R8,%RAX |
(190) 0x430719 SHR $0x6,%R10 |
(190) 0x43071d INC %R10 |
(190) 0x430720 AND $0x7,%R10D |
(190) 0x430724 JE 4307d4 |
(190) 0x43072a CMP $0x1,%R10 |
(190) 0x43072e JE 4307bd |
(190) 0x430734 CMP $0x2,%R10 |
(190) 0x430738 JE 4307ab |
(190) 0x43073a CMP $0x3,%R10 |
(190) 0x43073e JE 430799 |
(190) 0x430740 CMP $0x4,%R10 |
(190) 0x430744 JE 430787 |
(190) 0x430746 CMP $0x5,%R10 |
(190) 0x43074a JE 430775 |
(190) 0x43074c CMP $0x6,%R10 |
(190) 0x430750 JE 430763 |
(190) 0x430752 VBROADCASTSD (%R13),%ZMM2 |
(190) 0x430759 LEA 0x40(%R8),%RAX |
(190) 0x43075d VMOVUPD %ZMM2,(%R8) |
(190) 0x430763 VBROADCASTSD (%R13),%ZMM0 |
(190) 0x43076a ADD $0x40,%RAX |
(190) 0x43076e VMOVUPD %ZMM0,-0x40(%RAX) |
(190) 0x430775 VBROADCASTSD (%R13),%ZMM1 |
(190) 0x43077c ADD $0x40,%RAX |
(190) 0x430780 VMOVUPD %ZMM1,-0x40(%RAX) |
(190) 0x430787 VBROADCASTSD (%R13),%ZMM5 |
(190) 0x43078e ADD $0x40,%RAX |
(190) 0x430792 VMOVUPD %ZMM5,-0x40(%RAX) |
(190) 0x430799 VBROADCASTSD (%R13),%ZMM6 |
(190) 0x4307a0 ADD $0x40,%RAX |
(190) 0x4307a4 VMOVUPD %ZMM6,-0x40(%RAX) |
(190) 0x4307ab VBROADCASTSD (%R13),%ZMM7 |
(190) 0x4307b2 ADD $0x40,%RAX |
(190) 0x4307b6 VMOVUPD %ZMM7,-0x40(%RAX) |
(190) 0x4307bd VBROADCASTSD (%R13),%ZMM8 |
(190) 0x4307c4 ADD $0x40,%RAX |
(190) 0x4307c8 VMOVUPD %ZMM8,-0x40(%RAX) |
(190) 0x4307cf CMP %RDI,%RAX |
(190) 0x4307d2 JE 43084f |
(189) 0x4307d4 VBROADCASTSD (%R13),%ZMM9 |
(189) 0x4307db ADD $0x200,%RAX |
(189) 0x4307e1 VMOVUPD %ZMM9,-0x200(%RAX) |
(189) 0x4307e8 VBROADCASTSD (%R13),%ZMM10 |
(189) 0x4307ef VMOVUPD %ZMM10,-0x1c0(%RAX) |
(189) 0x4307f6 VBROADCASTSD (%R13),%ZMM11 |
(189) 0x4307fd VMOVUPD %ZMM11,-0x180(%RAX) |
(189) 0x430804 VBROADCASTSD (%R13),%ZMM12 |
(189) 0x43080b VMOVUPD %ZMM12,-0x140(%RAX) |
(189) 0x430812 VBROADCASTSD (%R13),%ZMM13 |
(189) 0x430819 VMOVUPD %ZMM13,-0x100(%RAX) |
(189) 0x430820 VBROADCASTSD (%R13),%ZMM14 |
(189) 0x430827 VMOVUPD %ZMM14,-0xc0(%RAX) |
(189) 0x43082e VBROADCASTSD (%R13),%ZMM15 |
(189) 0x430835 VMOVUPD %ZMM15,-0x80(%RAX) |
(189) 0x43083c VBROADCASTSD (%R13),%ZMM2 |
(189) 0x430843 VMOVUPD %ZMM2,-0x40(%RAX) |
(189) 0x43084a CMP %RDI,%RAX |
(189) 0x43084d JNE 4307d4 |
(190) 0x43084f MOV 0x13c(%RSP),%EAX |
(190) 0x430856 MOV 0x100(%RSP),%EDI |
(190) 0x43085d MOV %EBX,%ESI |
(190) 0x43085f ADD %EBX,%EAX |
(190) 0x430861 TEST %EDI,%EDI |
(190) 0x430863 JE 4308df |
(191) 0x430865 MOV 0x108(%RSP),%EDI |
(191) 0x43086c SUB %ESI,%EDI |
(191) 0x43086e LEA 0x5(%RDI),%R10D |
(191) 0x430872 ADD $0x4,%EDI |
(191) 0x430875 CMP $0x2,%EDI |
(191) 0x430878 JBE 4308a0 |
(191) 0x43087a VBROADCASTSD (%R13),%YMM0 |
(191) 0x430880 VMOVQ %XMM4,%RDI |
(191) 0x430885 ADD %RDX,%RDI |
(191) 0x430888 ADD %RDI,%RSI |
(191) 0x43088b VMOVUPD %YMM0,-0x10(%R12,%RSI,8) |
(191) 0x430892 MOV %R10D,%ESI |
(191) 0x430895 AND $-0x4,%ESI |
(191) 0x430898 ADD %ESI,%EAX |
(191) 0x43089a AND $0x3,%R10D |
(191) 0x43089e JE 4308df |
(191) 0x4308a0 MOVSXD %EAX,%R10 |
(191) 0x4308a3 LEA 0x1(%RAX),%EDI |
(191) 0x4308a6 VMOVSD (%R13),%XMM1 |
(191) 0x4308ac ADD %RDX,%R10 |
(191) 0x4308af VMOVSD %XMM1,(%R12,%R10,8) |
(191) 0x4308b5 CMP %EDI,%R9D |
(191) 0x4308b8 JLE 4308df |
(191) 0x4308ba MOVSXD %EDI,%RSI |
(191) 0x4308bd ADD $0x2,%EAX |
(191) 0x4308c0 ADD %RDX,%RSI |
(191) 0x4308c3 VMOVSD %XMM1,(%R12,%RSI,8) |
(191) 0x4308c9 CMP %EAX,%R9D |
(191) 0x4308cc JLE 4308df |
(191) 0x4308ce CLTQ |
(191) 0x4308d0 VMOVSD (%R13),%XMM5 |
(191) 0x4308d6 ADD %RDX,%RAX |
(191) 0x4308d9 VMOVSD %XMM5,(%R12,%RAX,8) |
(190) 0x4308df MOV 0x120(%RSP),%EAX |
(190) 0x4308e6 INC %ECX |
(190) 0x4308e8 VMOVQ %XMM3,%R10 |
(190) 0x4308ed CMP %EAX,%R9D |
(190) 0x4308f0 JE 430923 |
(193) 0x4308f2 MOV 0x128(%RSP),%RDI |
(193) 0x4308fa ADD %R10,%R8 |
(193) 0x4308fd ADD %RDI,%RDX |
(193) 0x430900 CMP %ECX,0x118(%RSP) |
(193) 0x430907 JG 430700 |
0x43090d VZEROUPPER |
0x430910 CMPB $0,0xf8(%RSP) |
0x430918 JE 42f9b8 |
0x43091e JMP 4303f8 |
(190) 0x430923 MOV 0x128(%RSP),%RSI |
(190) 0x43092b ADD %R10,%R8 |
(190) 0x43092e ADD %RSI,%RDX |
(190) 0x430931 CMP %ECX,0x118(%RSP) |
(190) 0x430938 JLE 4303e7 |
(190) 0x43093e CMPL $0x6,0x110(%RSP) |
(190) 0x430946 MOV %R9D,0xc4(%RSP) |
(190) 0x43094e MOVB $0x1,0xf8(%RSP) |
(190) 0x430956 JA 43070e |
(192) 0x43095c MOV 0x13c(%RSP),%EAX |
(192) 0x430963 XOR %ESI,%ESI |
(192) 0x430965 JMP 430865 |
0x43096a VMOVQ %R10,%XMM3 |
0x43096f MOV 0x108(%RSP),%R10D |
0x430977 ADD $0x5,%R10D |
0x43097b MOV %R10D,%R11D |
0x43097e MOV %R10D,%EBX |
0x430981 AND $0x7,%R10D |
0x430985 SHR $0x3,%R11D |
0x430989 MOV %R10D,0x100(%RSP) |
0x430991 SAL $0x6,%R11 |
0x430995 AND $-0x8,%EBX |
0x430998 NOPL (%RAX,%RAX,1) |
(199) 0x4309a0 CMPL $0x6,0x110(%RSP) |
(199) 0x4309a8 JBE 430bfc |
(196) 0x4309ae LEA -0x40(%R11),%R10 |
(196) 0x4309b2 LEA (%R11,%R8,1),%RDI |
(196) 0x4309b6 MOV %R8,%RAX |
(196) 0x4309b9 SHR $0x6,%R10 |
(196) 0x4309bd INC %R10 |
(196) 0x4309c0 AND $0x7,%R10D |
(196) 0x4309c4 JE 430a74 |
(196) 0x4309ca CMP $0x1,%R10 |
(196) 0x4309ce JE 430a5d |
(196) 0x4309d4 CMP $0x2,%R10 |
(196) 0x4309d8 JE 430a4b |
(196) 0x4309da CMP $0x3,%R10 |
(196) 0x4309de JE 430a39 |
(196) 0x4309e0 CMP $0x4,%R10 |
(196) 0x4309e4 JE 430a27 |
(196) 0x4309e6 CMP $0x5,%R10 |
(196) 0x4309ea JE 430a15 |
(196) 0x4309ec CMP $0x6,%R10 |
(196) 0x4309f0 JE 430a03 |
(196) 0x4309f2 VBROADCASTSD (%R13),%ZMM11 |
(196) 0x4309f9 LEA 0x40(%R8),%RAX |
(196) 0x4309fd VMOVUPD %ZMM11,(%R8) |
(196) 0x430a03 VBROADCASTSD (%R13),%ZMM12 |
(196) 0x430a0a ADD $0x40,%RAX |
(196) 0x430a0e VMOVUPD %ZMM12,-0x40(%RAX) |
(196) 0x430a15 VBROADCASTSD (%R13),%ZMM13 |
(196) 0x430a1c ADD $0x40,%RAX |
(196) 0x430a20 VMOVUPD %ZMM13,-0x40(%RAX) |
(196) 0x430a27 VBROADCASTSD (%R13),%ZMM14 |
(196) 0x430a2e ADD $0x40,%RAX |
(196) 0x430a32 VMOVUPD %ZMM14,-0x40(%RAX) |
(196) 0x430a39 VBROADCASTSD (%R13),%ZMM15 |
(196) 0x430a40 ADD $0x40,%RAX |
(196) 0x430a44 VMOVUPD %ZMM15,-0x40(%RAX) |
(196) 0x430a4b VBROADCASTSD (%R13),%ZMM2 |
(196) 0x430a52 ADD $0x40,%RAX |
(196) 0x430a56 VMOVUPD %ZMM2,-0x40(%RAX) |
(196) 0x430a5d VBROADCASTSD (%R13),%ZMM0 |
(196) 0x430a64 ADD $0x40,%RAX |
(196) 0x430a68 VMOVUPD %ZMM0,-0x40(%RAX) |
(196) 0x430a6f CMP %RDI,%RAX |
(196) 0x430a72 JE 430aef |
(195) 0x430a74 VBROADCASTSD (%R13),%ZMM1 |
(195) 0x430a7b ADD $0x200,%RAX |
(195) 0x430a81 VMOVUPD %ZMM1,-0x200(%RAX) |
(195) 0x430a88 VBROADCASTSD (%R13),%ZMM5 |
(195) 0x430a8f VMOVUPD %ZMM5,-0x1c0(%RAX) |
(195) 0x430a96 VBROADCASTSD (%R13),%ZMM6 |
(195) 0x430a9d VMOVUPD %ZMM6,-0x180(%RAX) |
(195) 0x430aa4 VBROADCASTSD (%R13),%ZMM7 |
(195) 0x430aab VMOVUPD %ZMM7,-0x140(%RAX) |
(195) 0x430ab2 VBROADCASTSD (%R13),%ZMM8 |
(195) 0x430ab9 VMOVUPD %ZMM8,-0x100(%RAX) |
(195) 0x430ac0 VBROADCASTSD (%R13),%ZMM9 |
(195) 0x430ac7 VMOVUPD %ZMM9,-0xc0(%RAX) |
(195) 0x430ace VBROADCASTSD (%R13),%ZMM10 |
(195) 0x430ad5 VMOVUPD %ZMM10,-0x80(%RAX) |
(195) 0x430adc VBROADCASTSD (%R13),%ZMM11 |
(195) 0x430ae3 VMOVUPD %ZMM11,-0x40(%RAX) |
(195) 0x430aea CMP %RDI,%RAX |
(195) 0x430aed JNE 430a74 |
(196) 0x430aef MOV 0x13c(%RSP),%EAX |
(196) 0x430af6 MOV 0x100(%RSP),%EDI |
(196) 0x430afd MOV %EBX,%ESI |
(196) 0x430aff ADD %EBX,%EAX |
(196) 0x430b01 TEST %EDI,%EDI |
(196) 0x430b03 JE 430b7f |
(197) 0x430b05 MOV 0x108(%RSP),%EDI |
(197) 0x430b0c SUB %ESI,%EDI |
(197) 0x430b0e LEA 0x5(%RDI),%R10D |
(197) 0x430b12 ADD $0x4,%EDI |
(197) 0x430b15 CMP $0x2,%EDI |
(197) 0x430b18 JBE 430b40 |
(197) 0x430b1a VBROADCASTSD (%R13),%YMM12 |
(197) 0x430b20 VMOVQ %XMM4,%RDI |
(197) 0x430b25 ADD %RDX,%RDI |
(197) 0x430b28 ADD %RDI,%RSI |
(197) 0x430b2b VMOVUPD %YMM12,-0x10(%R12,%RSI,8) |
(197) 0x430b32 MOV %R10D,%ESI |
(197) 0x430b35 AND $-0x4,%ESI |
(197) 0x430b38 ADD %ESI,%EAX |
(197) 0x430b3a AND $0x3,%R10D |
(197) 0x430b3e JE 430b7f |
(197) 0x430b40 MOVSXD %EAX,%R10 |
(197) 0x430b43 LEA 0x1(%RAX),%EDI |
(197) 0x430b46 VMOVSD (%R13),%XMM13 |
(197) 0x430b4c ADD %RDX,%R10 |
(197) 0x430b4f VMOVSD %XMM13,(%R12,%R10,8) |
(197) 0x430b55 CMP %EDI,%R9D |
(197) 0x430b58 JLE 430b7f |
(197) 0x430b5a MOVSXD %EDI,%RSI |
(197) 0x430b5d ADD $0x2,%EAX |
(197) 0x430b60 ADD %RDX,%RSI |
(197) 0x430b63 VMOVSD %XMM13,(%R12,%RSI,8) |
(197) 0x430b69 CMP %EAX,%R9D |
(197) 0x430b6c JLE 430b7f |
(197) 0x430b6e CLTQ |
(197) 0x430b70 VMOVSD (%R13),%XMM14 |
(197) 0x430b76 ADD %RDX,%RAX |
(197) 0x430b79 VMOVSD %XMM14,(%R12,%RAX,8) |
(196) 0x430b7f MOV 0x120(%RSP),%EAX |
(196) 0x430b86 INC %ECX |
(196) 0x430b88 VMOVQ %XMM3,%R10 |
(196) 0x430b8d CMP %EAX,%R9D |
(196) 0x430b90 JE 430bc3 |
(199) 0x430b92 MOV 0x130(%RSP),%RDI |
(199) 0x430b9a ADD %R10,%R8 |
(199) 0x430b9d ADD %RDI,%RDX |
(199) 0x430ba0 CMP %ECX,0x118(%RSP) |
(199) 0x430ba7 JG 4309a0 |
0x430bad VZEROUPPER |
0x430bb0 CMPB $0,0xf8(%RSP) |
0x430bb8 JE 42f899 |
0x430bbe JMP 4303ae |
(196) 0x430bc3 MOV 0x130(%RSP),%RSI |
(196) 0x430bcb ADD %R10,%R8 |
(196) 0x430bce ADD %RSI,%RDX |
(196) 0x430bd1 CMP %ECX,0x118(%RSP) |
(196) 0x430bd8 JLE 43039d |
(196) 0x430bde CMPL $0x6,0x110(%RSP) |
(196) 0x430be6 MOV %R9D,0xc8(%RSP) |
(196) 0x430bee MOVB $0x1,0xf8(%RSP) |
(196) 0x430bf6 JA 4309ae |
(198) 0x430bfc MOV 0x13c(%RSP),%EAX |
(198) 0x430c03 XOR %ESI,%ESI |
(198) 0x430c05 JMP 430b05 |
0x430c0a VMOVQ %R10,%XMM3 |
0x430c0f MOV 0x108(%RSP),%R10D |
0x430c17 ADD $0x5,%R10D |
0x430c1b MOV %R10D,%R11D |
0x430c1e MOV %R10D,%EBX |
0x430c21 AND $0x7,%R10D |
0x430c25 SHR $0x3,%R11D |
0x430c29 MOV %R10D,0x100(%RSP) |
0x430c31 SAL $0x6,%R11 |
0x430c35 AND $-0x8,%EBX |
0x430c38 NOPL (%RAX,%RAX,1) |
(205) 0x430c40 CMPL $0x6,0x110(%RSP) |
(205) 0x430c48 JBE 430e9c |
(202) 0x430c4e LEA -0x40(%R11),%R10 |
(202) 0x430c52 LEA (%R11,%R8,1),%RDI |
(202) 0x430c56 MOV %R8,%RAX |
(202) 0x430c59 SHR $0x6,%R10 |
(202) 0x430c5d INC %R10 |
(202) 0x430c60 AND $0x7,%R10D |
(202) 0x430c64 JE 430d14 |
(202) 0x430c6a CMP $0x1,%R10 |
(202) 0x430c6e JE 430cfd |
(202) 0x430c74 CMP $0x2,%R10 |
(202) 0x430c78 JE 430ceb |
(202) 0x430c7a CMP $0x3,%R10 |
(202) 0x430c7e JE 430cd9 |
(202) 0x430c80 CMP $0x4,%R10 |
(202) 0x430c84 JE 430cc7 |
(202) 0x430c86 CMP $0x5,%R10 |
(202) 0x430c8a JE 430cb5 |
(202) 0x430c8c CMP $0x6,%R10 |
(202) 0x430c90 JE 430ca3 |
(202) 0x430c92 VBROADCASTSD (%R13),%ZMM6 |
(202) 0x430c99 LEA 0x40(%R8),%RAX |
(202) 0x430c9d VMOVUPD %ZMM6,(%R8) |
(202) 0x430ca3 VBROADCASTSD (%R13),%ZMM7 |
(202) 0x430caa ADD $0x40,%RAX |
(202) 0x430cae VMOVUPD %ZMM7,-0x40(%RAX) |
(202) 0x430cb5 VBROADCASTSD (%R13),%ZMM8 |
(202) 0x430cbc ADD $0x40,%RAX |
(202) 0x430cc0 VMOVUPD %ZMM8,-0x40(%RAX) |
(202) 0x430cc7 VBROADCASTSD (%R13),%ZMM9 |
(202) 0x430cce ADD $0x40,%RAX |
(202) 0x430cd2 VMOVUPD %ZMM9,-0x40(%RAX) |
(202) 0x430cd9 VBROADCASTSD (%R13),%ZMM10 |
(202) 0x430ce0 ADD $0x40,%RAX |
(202) 0x430ce4 VMOVUPD %ZMM10,-0x40(%RAX) |
(202) 0x430ceb VBROADCASTSD (%R13),%ZMM11 |
(202) 0x430cf2 ADD $0x40,%RAX |
(202) 0x430cf6 VMOVUPD %ZMM11,-0x40(%RAX) |
(202) 0x430cfd VBROADCASTSD (%R13),%ZMM12 |
(202) 0x430d04 ADD $0x40,%RAX |
(202) 0x430d08 VMOVUPD %ZMM12,-0x40(%RAX) |
(202) 0x430d0f CMP %RDI,%RAX |
(202) 0x430d12 JE 430d8f |
(201) 0x430d14 VBROADCASTSD (%R13),%ZMM13 |
(201) 0x430d1b ADD $0x200,%RAX |
(201) 0x430d21 VMOVUPD %ZMM13,-0x200(%RAX) |
(201) 0x430d28 VBROADCASTSD (%R13),%ZMM14 |
(201) 0x430d2f VMOVUPD %ZMM14,-0x1c0(%RAX) |
(201) 0x430d36 VBROADCASTSD (%R13),%ZMM15 |
(201) 0x430d3d VMOVUPD %ZMM15,-0x180(%RAX) |
(201) 0x430d44 VBROADCASTSD (%R13),%ZMM2 |
(201) 0x430d4b VMOVUPD %ZMM2,-0x140(%RAX) |
(201) 0x430d52 VBROADCASTSD (%R13),%ZMM0 |
(201) 0x430d59 VMOVUPD %ZMM0,-0x100(%RAX) |
(201) 0x430d60 VBROADCASTSD (%R13),%ZMM1 |
(201) 0x430d67 VMOVUPD %ZMM1,-0xc0(%RAX) |
(201) 0x430d6e VBROADCASTSD (%R13),%ZMM5 |
(201) 0x430d75 VMOVUPD %ZMM5,-0x80(%RAX) |
(201) 0x430d7c VBROADCASTSD (%R13),%ZMM6 |
(201) 0x430d83 VMOVUPD %ZMM6,-0x40(%RAX) |
(201) 0x430d8a CMP %RDI,%RAX |
(201) 0x430d8d JNE 430d14 |
(202) 0x430d8f MOV 0x13c(%RSP),%EAX |
(202) 0x430d96 MOV 0x100(%RSP),%EDI |
(202) 0x430d9d MOV %EBX,%ESI |
(202) 0x430d9f ADD %EBX,%EAX |
(202) 0x430da1 TEST %EDI,%EDI |
(202) 0x430da3 JE 430e1f |
(203) 0x430da5 MOV 0x108(%RSP),%EDI |
(203) 0x430dac SUB %ESI,%EDI |
(203) 0x430dae LEA 0x5(%RDI),%R10D |
(203) 0x430db2 ADD $0x4,%EDI |
(203) 0x430db5 CMP $0x2,%EDI |
(203) 0x430db8 JBE 430de0 |
(203) 0x430dba VBROADCASTSD (%R13),%YMM7 |
(203) 0x430dc0 VMOVQ %XMM4,%RDI |
(203) 0x430dc5 ADD %RDX,%RDI |
(203) 0x430dc8 ADD %RDI,%RSI |
(203) 0x430dcb VMOVUPD %YMM7,-0x10(%R12,%RSI,8) |
(203) 0x430dd2 MOV %R10D,%ESI |
(203) 0x430dd5 AND $-0x4,%ESI |
(203) 0x430dd8 ADD %ESI,%EAX |
(203) 0x430dda AND $0x3,%R10D |
(203) 0x430dde JE 430e1f |
(203) 0x430de0 MOVSXD %EAX,%R10 |
(203) 0x430de3 LEA 0x1(%RAX),%EDI |
(203) 0x430de6 VMOVSD (%R13),%XMM8 |
(203) 0x430dec ADD %RDX,%R10 |
(203) 0x430def VMOVSD %XMM8,(%R12,%R10,8) |
(203) 0x430df5 CMP %R9D,%EDI |
(203) 0x430df8 JGE 430e1f |
(203) 0x430dfa MOVSXD %EDI,%RSI |
(203) 0x430dfd ADD $0x2,%EAX |
(203) 0x430e00 ADD %RDX,%RSI |
(203) 0x430e03 VMOVSD %XMM8,(%R12,%RSI,8) |
(203) 0x430e09 CMP %R9D,%EAX |
(203) 0x430e0c JGE 430e1f |
(203) 0x430e0e CLTQ |
(203) 0x430e10 VMOVSD (%R13),%XMM9 |
(203) 0x430e16 ADD %RDX,%RAX |
(203) 0x430e19 VMOVSD %XMM9,(%R12,%RAX,8) |
(202) 0x430e1f MOV 0x120(%RSP),%EAX |
(202) 0x430e26 INC %ECX |
(202) 0x430e28 VMOVQ %XMM3,%R10 |
(202) 0x430e2d CMP %EAX,%R9D |
(202) 0x430e30 JE 430e63 |
(205) 0x430e32 MOV 0xe8(%RSP),%RDI |
(205) 0x430e3a ADD %R10,%R8 |
(205) 0x430e3d ADD %RDI,%RDX |
(205) 0x430e40 CMP %ECX,0x118(%RSP) |
(205) 0x430e47 JG 430c40 |
0x430e4d VZEROUPPER |
0x430e50 CMPB $0,0xf8(%RSP) |
0x430e58 JE 42f77d |
0x430e5e JMP 4303d3 |
(202) 0x430e63 MOV 0xe8(%RSP),%RSI |
(202) 0x430e6b ADD %R10,%R8 |
(202) 0x430e6e ADD %RSI,%RDX |
(202) 0x430e71 CMP %ECX,0x118(%RSP) |
(202) 0x430e78 JLE 4303c2 |
(202) 0x430e7e CMPL $0x6,0x110(%RSP) |
(202) 0x430e86 MOV %R9D,0x138(%RSP) |
(202) 0x430e8e MOVB $0x1,0xf8(%RSP) |
(202) 0x430e96 JA 430c4e |
(204) 0x430e9c MOV 0x13c(%RSP),%EAX |
(204) 0x430ea3 XOR %ESI,%ESI |
(204) 0x430ea5 JMP 430da5 |
0x430eaa INC %EAX |
0x430eac XOR %EDX,%EDX |
0x430eae JMP 42f8c0 |
0x430eb3 INC %EAX |
0x430eb5 XOR %EDX,%EDX |
0x430eb7 JMP 42f7a4 |
0x430ebc INC %EAX |
0x430ebe XOR %EDX,%EDX |
0x430ec0 JMP 42f690 |
0x430ec5 INC %EAX |
0x430ec7 XOR %EDX,%EDX |
0x430ec9 JMP 42f572 |
(187) 0x430ece MOV 0x70(%R15),%R9 |
(187) 0x430ed2 MOV 0x48(%R15),%R8 |
(187) 0x430ed6 VMOVSD (%R9,%R14,8),%XMM1 |
(187) 0x430edc MOV 0xd0(%RSP),%R9 |
(187) 0x430ee4 ADD %RSI,%R9 |
(187) 0x430ee7 VMOVSD %XMM1,(%R8,%R9,8) |
(187) 0x430eed MOV 0x68(%R15),%R9 |
(187) 0x430ef1 MOV 0x40(%R15),%R8 |
(187) 0x430ef5 VMOVSD (%R9,%R14,8),%XMM5 |
(187) 0x430efb MOV 0xc8(%RSP),%R9 |
(187) 0x430f03 ADD %RSI,%R9 |
(187) 0x430f06 VMOVSD %XMM5,(%R8,%R9,8) |
(187) 0x430f0c MOV 0x78(%R15),%R8 |
(187) 0x430f10 LEA (,%R14,8),%R9 |
(187) 0x430f18 ADD %R9,%R8 |
(187) 0x430f1b ADD 0x80(%R15),%R9 |
(187) 0x430f22 VMOVSD (%R8),%XMM2 |
(187) 0x430f27 VMOVQ %R8,%XMM6 |
(187) 0x430f2c MOV 0x50(%R15),%R8 |
(187) 0x430f30 VMOVSD %XMM2,(%R8,%RSI,8) |
(187) 0x430f36 MOV 0x58(%R15),%R8 |
(187) 0x430f3a VMOVSD (%R9),%XMM17 |
(187) 0x430f40 INC %RSI |
(187) 0x430f43 VMOVSD %XMM17,(%R8,%RDI,8) |
(187) 0x430f4a VMOVQ %XMM6,%R8 |
(187) 0x430f4f INC %RDI |
(187) 0x430f52 VMOVSD (%R8),%XMM18 |
(187) 0x430f58 MOV 0x50(%R15),%R8 |
(187) 0x430f5c VMOVSD %XMM18,(%R8,%RSI,8) |
(187) 0x430f63 MOV 0x58(%R15),%R8 |
(187) 0x430f67 VMOVSD (%R9),%XMM19 |
(187) 0x430f6d VMOVSD %XMM19,(%R8,%RDI,8) |
(187) 0x430f74 VMOVQ %XMM6,%R8 |
(187) 0x430f79 VMOVSD (%R8),%XMM21 |
(187) 0x430f7f MOV 0x50(%R15),%R8 |
(187) 0x430f83 VMOVSD %XMM21,(%R8,%RCX,8) |
(187) 0x430f8a MOV 0x58(%R15),%R8 |
(187) 0x430f8e VMOVSD (%R9),%XMM22 |
(187) 0x430f94 INC %RCX |
(187) 0x430f97 VMOVSD %XMM22,(%R8,%RDX,8) |
(187) 0x430f9e VMOVQ %XMM6,%R8 |
(187) 0x430fa3 INC %RDX |
(187) 0x430fa6 VMOVSD (%R8),%XMM0 |
(187) 0x430fab MOV 0x50(%R15),%R8 |
(187) 0x430faf VMOVSD %XMM0,(%R8,%RCX,8) |
(187) 0x430fb5 VMOVSD (%R9),%XMM1 |
(187) 0x430fba MOV 0x58(%R15),%R9 |
(187) 0x430fbe VMOVSD %XMM1,(%R9,%RDX,8) |
(187) 0x430fc4 JMP 4302bc |
(187) 0x430fc9 MOV 0x70(%R15),%R9 |
(187) 0x430fcd MOV 0x48(%R15),%R8 |
(187) 0x430fd1 VMOVSD (%R9,%R14,8),%XMM1 |
(187) 0x430fd7 MOV 0xd0(%RSP),%R9 |
(187) 0x430fdf ADD %RSI,%R9 |
(187) 0x430fe2 VMOVSD %XMM1,(%R8,%R9,8) |
(187) 0x430fe8 MOV 0x68(%R15),%R9 |
(187) 0x430fec MOV 0x40(%R15),%R8 |
(187) 0x430ff0 VMOVSD (%R9,%R14,8),%XMM5 |
(187) 0x430ff6 MOV 0xc8(%RSP),%R9 |
(187) 0x430ffe ADD %RSI,%R9 |
(187) 0x431001 VMOVSD %XMM5,(%R8,%R9,8) |
(187) 0x431007 MOV 0x78(%R15),%R8 |
(187) 0x43100b LEA (,%R14,8),%R9 |
(187) 0x431013 ADD %R9,%R8 |
(187) 0x431016 ADD 0x80(%R15),%R9 |
(187) 0x43101d VMOVSD (%R8),%XMM2 |
(187) 0x431022 VMOVQ %R8,%XMM6 |
(187) 0x431027 MOV 0x50(%R15),%R8 |
(187) 0x43102b VMOVSD %XMM2,(%R8,%RSI,8) |
(187) 0x431031 MOV 0x58(%R15),%R8 |
(187) 0x431035 VMOVSD (%R9),%XMM23 |
(187) 0x43103b INC %RSI |
(187) 0x43103e VMOVSD %XMM23,(%R8,%RDI,8) |
(187) 0x431045 VMOVQ %XMM6,%R8 |
(187) 0x43104a INC %RDI |
(187) 0x43104d VMOVSD (%R8),%XMM24 |
(187) 0x431053 MOV 0x50(%R15),%R8 |
(187) 0x431057 VMOVSD %XMM24,(%R8,%RSI,8) |
(187) 0x43105e MOV 0x58(%R15),%R8 |
(187) 0x431062 VMOVSD (%R9),%XMM25 |
(187) 0x431068 VMOVSD %XMM25,(%R8,%RDI,8) |
(187) 0x43106f VMOVQ %XMM6,%R8 |
(187) 0x431074 VMOVSD (%R8),%XMM26 |
(187) 0x43107a MOV 0x50(%R15),%R8 |
(187) 0x43107e VMOVSD %XMM26,(%R8,%RCX,8) |
(187) 0x431085 MOV 0x58(%R15),%R8 |
(187) 0x431089 VMOVSD (%R9),%XMM27 |
(187) 0x43108f INC %RCX |
(187) 0x431092 VMOVSD %XMM27,(%R8,%RDX,8) |
(187) 0x431099 VMOVQ %XMM6,%R8 |
(187) 0x43109e INC %RDX |
(187) 0x4310a1 VMOVSD (%R8),%XMM0 |
(187) 0x4310a6 MOV 0x50(%R15),%R8 |
(187) 0x4310aa VMOVSD %XMM0,(%R8,%RCX,8) |
(187) 0x4310b0 VMOVSD (%R9),%XMM1 |
(187) 0x4310b5 MOV 0x58(%R15),%R9 |
(187) 0x4310b9 VMOVSD %XMM1,(%R9,%RDX,8) |
(187) 0x4310bf JMP 43031c |
(194) 0x4310c4 MOV 0x128(%RSP),%R11 |
(194) 0x4310cc ADD %R10,%R8 |
(194) 0x4310cf ADD %R11,%RDX |
(194) 0x4310d2 CMP %ECX,0x118(%RSP) |
(194) 0x4310d9 JLE 4303ea |
(194) 0x4310df MOV %R9D,0xc4(%RSP) |
(194) 0x4310e7 MOVB $0x1,0xf8(%RSP) |
(194) 0x4310ef JMP 42f971 |
(212) 0x4310f4 MOV 0xf0(%RSP),%RDI |
(212) 0x4310fc ADD %R10,%R8 |
(212) 0x4310ff ADD %RDI,%RDX |
(212) 0x431102 CMP %ECX,0x118(%RSP) |
(212) 0x431109 JLE 43040f |
(212) 0x43110f MOV %R9D,0xe0(%RSP) |
(212) 0x431117 MOVB $0x1,0xf8(%RSP) |
(212) 0x43111f JMP 42f620 |
(206) 0x431124 MOV 0xe8(%RSP),%RAX |
(206) 0x43112c ADD %R10,%R8 |
(206) 0x43112f ADD %RAX,%RDX |
(206) 0x431132 CMP %ECX,0x118(%RSP) |
(206) 0x431139 JLE 4303c5 |
(206) 0x43113f MOV %R9D,0x138(%RSP) |
(206) 0x431147 MOVB $0x1,0xf8(%RSP) |
(206) 0x43114f JMP 42f738 |
(200) 0x431154 MOV 0x130(%RSP),%R11 |
(200) 0x43115c ADD %R10,%R8 |
(200) 0x43115f ADD %R11,%RDX |
(200) 0x431162 CMP %ECX,0x118(%RSP) |
(200) 0x431169 JLE 4303a0 |
(200) 0x43116f MOV %R9D,0xc8(%RSP) |
(200) 0x431177 MOVB $0x1,0xf8(%RSP) |
(200) 0x43117f JMP 42f852 |
(186) 0x431184 MOV 0x70(%R15),%R12 |
(186) 0x431188 MOV 0x118(%RSP),%RBX |
(186) 0x431190 MOV 0xd0(%RSP),%R9 |
(186) 0x431198 MOV 0x48(%R15),%R8 |
(186) 0x43119c MOV 0xc8(%RSP),%RDI |
(186) 0x4311a4 MOV 0x68(%R15),%RAX |
(186) 0x4311a8 VMOVSD (%R12,%R14,8),%XMM0 |
(186) 0x4311ae MOV 0x40(%R15),%R12 |
(186) 0x4311b2 LEA (%RBX,%R9,1),%RSI |
(186) 0x4311b6 LEA (,%R14,8),%R9 |
(186) 0x4311be VMOVSD %XMM0,(%R8,%RSI,8) |
(186) 0x4311c4 LEA (%RBX,%RDI,1),%R8 |
(186) 0x4311c8 VMOVSD (%RAX,%R14,8),%XMM1 |
(186) 0x4311ce MOV 0x120(%RSP),%RDI |
(186) 0x4311d6 MOV 0x50(%R15),%RAX |
(186) 0x4311da LEA 0x1(%RBX),%RSI |
(186) 0x4311de VMOVSD %XMM1,(%R12,%R8,8) |
(186) 0x4311e4 MOV 0x78(%R15),%R12 |
(186) 0x4311e8 MOV 0x58(%R15),%R8 |
(186) 0x4311ec ADD %R9,%R12 |
(186) 0x4311ef ADD 0x80(%R15),%R9 |
(186) 0x4311f6 VMOVSD (%R12),%XMM6 |
(186) 0x4311fc VMOVSD %XMM6,(%RAX,%RBX,8) |
(186) 0x431201 VMOVSD (%R9),%XMM2 |
(186) 0x431206 VMOVSD %XMM2,(%R8,%RDI,8) |
(186) 0x43120c INC %RDI |
(186) 0x43120f VMOVSD (%R12),%XMM0 |
(186) 0x431215 VMOVSD %XMM0,(%RAX,%RSI,8) |
(186) 0x43121a VMOVSD (%R9),%XMM1 |
(186) 0x43121f VMOVSD %XMM1,(%R8,%RDI,8) |
(186) 0x431225 VMOVSD (%R12),%XMM6 |
(186) 0x43122b VMOVSD %XMM6,(%RAX,%RCX,8) |
(186) 0x431230 INC %RCX |
(186) 0x431233 VMOVSD (%R9),%XMM2 |
(186) 0x431238 VMOVSD %XMM2,(%R8,%RDX,8) |
(186) 0x43123e INC %RDX |
(186) 0x431241 VMOVSD (%R12),%XMM0 |
(186) 0x431247 VMOVSD %XMM0,(%RAX,%RCX,8) |
(186) 0x43124c VMOVSD (%R9),%XMM1 |
(186) 0x431251 VMOVSD %XMM1,(%R8,%RDX,8) |
(186) 0x431257 JMP 430236 |
0x43125c NOPL (%RAX) |
| Coverage (%) | Name | Source Location | Module |
|---|---|---|---|
| ►95.47+ | gomp_thread_start | team.c:130 | libgomp.so.1.0.0 |
| ○ | start_thread | libc.so.6 | |
| ○ | __GI___clone3 | libc.so.6 | |
| ►4.53+ | GOMP_parallel | libgomp.h:982 | libgomp.so.1.0.0 |
| ○ | generate_chunk_kernel | generate_chunk_kernel.f90:85 | exec |
| ○ | generate_chunk | generate_chunk.f90:75 | exec |
| ○ | start | start.f90:104 | exec |
| ○ | initialise | initialise.f90:141 | exec |
| ○ | main | clover_leaf.f90:72 | exec |
| ○ | __libc_start_call_main | libc.so.6 | |
| ○ | __libc_start_main | libc.so.6 | |
| ○ | _start | clover_leaf.f90:41 | exec |
| min | med | avg | max |
|---|---|---|---|
| Percentile Index | 10 | 20 | 30 | 40 | 50 | 60 | 70 | 80 | 90 | 100 |
|---|---|---|---|---|---|---|---|---|---|---|
| Value |
| min | med | avg | max |
|---|---|---|---|
| Percentile Index | 10 | 20 | 30 | 40 | 50 | 60 | 70 | 80 | 90 | 100 |
|---|---|---|---|---|---|---|---|---|---|---|
| Value |
| Path / |
The code analyzed by CQA in that panel excludes loops and represents 0.00% of application time for run gcc_0
| Source file and lines | generate_chunk_kernel.f90:85-161 |
| Module | exec |
| nb instructions | 395 |
| nb uops | 402 |
| loop length | 1812 |
| used x86 registers | 16 |
| used mmx registers | 0 |
| used xmm registers | 4 |
| used ymm registers | 0 |
| used zmm registers | 0 |
| nb stack references | 31 |
| micro-operation queue | 50.25 cycles |
| front end | 50.25 cycles |
| P0 | P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | P12 | P13 | P14 | P15 | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| uops | 34.17 | 34.17 | 34.17 | 34.17 | 34.17 | 34.17 | 40.25 | 40.25 | 40.25 | 40.25 | 0.00 | 0.00 | 0.00 | 0.00 | 1.50 | 1.50 |
| cycles | 34.17 | 34.17 | 34.17 | 34.17 | 34.17 | 34.17 | 40.25 | 40.25 | 40.25 | 40.25 | 0.00 | 0.00 | 0.00 | 0.00 | 1.50 | 1.50 |
| Cycles executing div or sqrt instructions | 24.00 |
| Front-end | 50.25 |
| Dispatch | 40.25 |
| DIV/SQRT | 24.00 |
| Overall L1 | 50.25 |
| all | 6% |
| load | 0% |
| store | 0% |
| mul | NA (no mul vectorizable/vectorized instructions) |
| add-sub | 0% |
| fma | NA (no fma vectorizable/vectorized instructions) |
| div/sqrt | 0% |
| other | 14% |
| all | 8% |
| load | 5% |
| store | 7% |
| mul | NA (no mul vectorizable/vectorized instructions) |
| add-sub | 6% |
| fma | NA (no fma vectorizable/vectorized instructions) |
| div/sqrt | 6% |
| other | 10% |
| Instruction | Nb FU | P0 | P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | P12 | P13 | P14 | P15 | Latency | Recip. throughput | Vectorization |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| PUSH %RBP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 | N/A |
| MOV %RSP,%RBP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| PUSH %R15 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 | N/A |
| PUSH %R14 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 | N/A |
| PUSH %R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 | N/A |
| PUSH %R12 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 | N/A |
| PUSH %RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 | N/A |
| MOV %RDI,%R15 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| AND $-0x40,%RSP | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| SUB $0x140,%RSP | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV 0x120(%RDI),%RDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x118(%RDI),%RCX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x108(%RDI),%RSI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x100(%RDI),%R8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0xf8(%RDI),%R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0xf0(%RDI),%R10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | scal (12.5%) |
| MOV 0x128(%RDI),%RAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x110(%RDI),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0xe8(%RDI),%R11 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %RDX,0x128(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %RCX,0x68(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %RSI,0x50(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %R8,0x48(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %R9,0x40(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %R10,0xf0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %RAX,0x58(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %RBX,0x130(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %R11,0x60(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV 0xe0(%RDI),%R12 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0xd0(%RDI),%R14 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | scal (12.5%) |
| MOV 0xd8(%RDI),%R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x10(%RDI),%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %R12,0xe8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %R14,0xd0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV (%RDI),%EBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %R13,0xd8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| CALL 402380 <@plt_start@+0x360> | 2 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | N/A |
| MOV %EAX,%R12D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| MOV %EAX,0x7c(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| CALL 4022f0 <@plt_start@+0x2d0> | 2 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | N/A |
| MOV %EAX,%R14D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | scal (6.3%) |
| MOV 0x18(%R15),%RAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| SUB $0x2,%EBX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV (%RAX),%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| ADD $0x3,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| SUB %EBX,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CLTD | scal (6.3%) | |||||||||||||||||||
| IDIV %R12D | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 9-14 | 6 | scal (6.3%) |
| CMP %EDX,%R14D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| JL 430ec5 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x1a45> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| MOV %EAX,%ECX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| IMUL %R14D,%ECX | 1 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 | N/A |
| ADD %EDX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %ECX,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CMP %EAX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| JGE 42f665 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x1e5> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| MOV (%R15),%RSI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| ADD %EBX,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %EBX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV 0x8(%R15),%R8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0xf0(%RSP),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOVSXD %ECX,%RDX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV %EAX,0x118(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV 0x48(%R15),%R12 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x70(%R15),%R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOVB $0,0xf8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (1.6%) |
| MOV (%RSI),%R11D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%R8),%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| LEA (,%RBX,8),%RDI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| IMUL %RBX,%RDX | 1 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 | N/A |
| MOV 0x40(%RSP),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| VMOVQ %RDI,%XMM3 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| MOVSXD %R11D,%RSI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| LEA -0x2(%R11),%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| LEA 0x3(%RAX),%R9D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| SUB %R11D,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| VMOVQ %RSI,%XMM4 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| LEA 0x3(%R11,%RAX,1),%R11D | 2 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 0.50 | N/A |
| LEA 0x4(%RAX),%EDI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| MOV %R10D,0x13c(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| ADD %RBX,%RSI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV %EAX,0x108(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV %EDI,0x110(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| ADD %RDX,%RSI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %RBX,%RDX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CMP %R9D,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| CMOVGE %R10D,%R11D | 2 | 0.33 | 0.33 | 0.33 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| LEA -0x10(%R12,%RSI,8),%R8 | 2 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 0.50 | N/A |
| VMOVQ %XMM3,%R10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 1 | 0.50 | scal (12.5%) |
| MOV %R11D,0x120(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| CMPB $0,0xf8(%RSP) | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | scal (1.6%) |
| JNE 43041d <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0xf9d> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| CALL 402370 <@plt_start@+0x350> | 2 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | N/A |
| MOV 0x18(%R15),%RDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x10(%R15),%R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%RDX),%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%R13),%R12D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| ADD $0x3,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| SUB $0x2,%R12D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| SUB %R12D,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CLTD | scal (6.3%) | |||||||||||||||||||
| IDIVL 0x7c(%RSP) | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 10-17 | 6 | scal (6.3%) |
| CMP %EDX,%R14D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| JL 430ebc <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x1a3c> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| MOV %EAX,%ECX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| IMUL %R14D,%ECX | 1 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 | N/A |
| ADD %EDX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %ECX,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CMP %EAX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| JGE 42f77d <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x2fd> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| MOV (%R15),%R8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x8(%R15),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| ADD %R12D,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %R12D,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV %EAX,0x118(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV 0xe8(%RSP),%RAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x40(%R15),%R12 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOVSXD %ECX,%RDX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV 0x68(%R15),%R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOVB $0,0xf8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (1.6%) |
| MOV (%R8),%R11D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%RBX),%ESI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x60(%RSP),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| LEA (,%RAX,8),%RDI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| IMUL %RAX,%RDX | 1 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 | N/A |
| MOVSXD %R11D,%R8 | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| LEA -0x2(%R11),%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| LEA 0x3(%RSI),%R9D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| SUB %R11D,%ESI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| VMOVQ %R8,%XMM4 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| ADD %RBX,%R8 | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| LEA 0x3(%R11,%RSI,1),%R11D | 2 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 0.50 | N/A |
| LEA 0x4(%RSI),%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| ADD %RDX,%R8 | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %RBX,%RDX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CMP %R9D,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| MOV %R10D,0x13c(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| CMOVGE %R10D,%R11D | 2 | 0.33 | 0.33 | 0.33 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| LEA -0x10(%R12,%R8,8),%R8 | 2 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 0.50 | N/A |
| MOV %RDI,%R10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | scal (12.5%) |
| MOV %ESI,0x108(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV %EAX,0x110(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV %R11D,0x120(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| CMPB $0,0xf8(%RSP) | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | scal (1.6%) |
| JNE 4303d3 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0xf53> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| CALL 402370 <@plt_start@+0x350> | 2 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | N/A |
| MOV 0x18(%R15),%RDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x10(%R15),%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%RDX),%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%RDI),%EBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| ADD $0x3,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| SUB $0x2,%EBX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| SUB %EBX,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CLTD | scal (6.3%) | |||||||||||||||||||
| IDIVL 0x7c(%RSP) | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 10-17 | 6 | scal (6.3%) |
| CMP %EDX,%R14D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| JL 430eb3 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x1a33> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| MOV %EAX,%ECX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| IMUL %R14D,%ECX | 1 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 | N/A |
| ADD %EDX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %ECX,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CMP %EAX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| JGE 42f899 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x419> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| MOV (%R15),%R8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| ADD %EBX,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %EBX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV 0x8(%R15),%R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x130(%RSP),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOVSXD %ECX,%RDX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV 0x50(%R15),%R12 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x78(%R15),%R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %EAX,0x118(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOVB $0,0xf8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (1.6%) |
| MOV (%R8),%R11D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%R9),%ESI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| LEA (,%RBX,8),%RDI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| IMUL %RBX,%RDX | 1 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 | N/A |
| MOV 0x68(%RSP),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| VMOVQ %RDI,%XMM10 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| MOVSXD %R11D,%RAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| LEA -0x2(%R11),%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| LEA 0x3(%RSI),%R9D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| SUB %R11D,%ESI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| VMOVQ %RAX,%XMM4 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| LEA 0x3(%R11,%RSI,1),%R11D | 2 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 0.50 | N/A |
| LEA 0x4(%RSI),%EDI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| MOV %R10D,0x13c(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| ADD %RBX,%RAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV %ESI,0x108(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV %EDI,0x110(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| ADD %RDX,%RAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %RBX,%RDX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CMP %R10D,%R9D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| CMOVLE %R10D,%R11D | 2 | 0.33 | 0.33 | 0.33 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| LEA -0x10(%R12,%RAX,8),%R8 | 2 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 0.50 | N/A |
| VMOVQ %XMM10,%R10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 1 | 0.50 | scal (12.5%) |
| MOV %R11D,0x120(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| CMPB $0,0xf8(%RSP) | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | scal (1.6%) |
| JNE 4303ae <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0xf2e> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| CALL 402370 <@plt_start@+0x350> | 2 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | N/A |
| MOV 0x18(%R15),%RDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x10(%R15),%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%RDX),%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%RDI),%EBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| ADD $0x3,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| SUB $0x2,%EBX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| SUB %EBX,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CLTD | scal (6.3%) | |||||||||||||||||||
| IDIVL 0x7c(%RSP) | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 10-17 | 6 | scal (6.3%) |
| CMP %EDX,%R14D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| JL 430eaa <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x1a2a> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| MOV %EAX,%ECX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| IMUL %R14D,%ECX | 1 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 | N/A |
| ADD %EDX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %ECX,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CMP %EAX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| JGE 42f9b8 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x538> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| MOV (%R15),%R8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| ADD %EBX,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %EBX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV 0x8(%R15),%R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x128(%RSP),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOVSXD %ECX,%RDX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV 0x58(%R15),%R12 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x80(%R15),%R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %EAX,0x118(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOVB $0,0xf8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (1.6%) |
| MOV (%R8),%R11D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%R9),%ESI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| LEA (,%RBX,8),%RDI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| IMUL %RBX,%RDX | 1 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 | N/A |
| MOV 0x58(%RSP),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| VMOVQ %RDI,%XMM15 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| MOVSXD %R11D,%RAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| LEA -0x2(%R11),%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| LEA 0x3(%RSI),%R9D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| SUB %R11D,%ESI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| VMOVQ %RAX,%XMM4 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| LEA 0x3(%R11,%RSI,1),%R11D | 2 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 0.50 | N/A |
| LEA 0x4(%RSI),%EDI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| MOV %R10D,0x13c(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| ADD %RBX,%RAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV %ESI,0x108(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV %EDI,0x110(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| ADD %RDX,%RAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %RBX,%RDX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CMP %R10D,%R9D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| CMOVLE %R10D,%R11D | 2 | 0.33 | 0.33 | 0.33 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| LEA -0x10(%R12,%RAX,8),%R8 | 2 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 0.50 | N/A |
| VMOVQ %XMM15,%R10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 1 | 0.50 | scal (12.5%) |
| MOV %R11D,0x120(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| CMPB $0,0xf8(%RSP) | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | scal (1.6%) |
| JNE 4303f8 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0xf78> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| CALL 402370 <@plt_start@+0x350> | 2 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | N/A |
| MOV 0x60(%R15),%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%RDI),%EDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| CMP $0x1,%EDX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| JLE 430349 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0xec9> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| MOV 0x58(%RSP),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0xd8(%RSP),%R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x50(%RSP),%RSI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x48(%RSP),%RCX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0xd0(%RSP),%R11 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0xf0(%RSP),%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %RDX,0x70(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV 0x130(%RSP),%RDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV $0x1,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| MOV %RBX,%R8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| SUB %RSI,%R13 | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| LEA -0x1(%RBX),%RBX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| NEG %R8 | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| LEA (,%R13,8),%RAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| SUB %RDX,%RDI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV %RBX,0x80(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| SAL $0x3,%R8 | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| MOV %RAX,0x38(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %RDI,0xb0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| LEA (%R8,%RCX,8),%R9 | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| LEA (%R8,%R11,8),%R12 | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| MOV %R14D,%EBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| MOV %R10,%R14 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | scal (12.5%) |
| MOV %R9,0x88(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %R12,0x90(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| JMP 42fa76 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x5f6> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| NOPW (%RAX,%RAX,1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| NOPW %CS:(%RAX,%RAX,1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| NOPW (%RAX,%RAX,1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| NOPL (%RAX) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| NOPL (%RAX) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| XCHG %AX,%AX | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| LEA -0x28(%RBP),%RSP | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| POP %RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| POP %R12 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| POP %R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| POP %R14 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| POP %R15 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| POP %RBP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| RET | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 | N/A |
| VZEROUPPER | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | vect (25.0%) |
| MOV 0x120(%RSP),%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %EAX,0xc8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV 0xc8(%RSP),%R10D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | scal (6.3%) |
| MOV %R10D,0x140(%R15) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| JMP 42f899 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x419> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| VZEROUPPER | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | vect (25.0%) |
| MOV 0x120(%RSP),%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %EAX,0x138(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV 0x138(%RSP),%R10D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | scal (6.3%) |
| MOV %R10D,0x140(%R15) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| JMP 42f77d <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x2fd> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| VZEROUPPER | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | vect (25.0%) |
| MOV 0x120(%RSP),%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %EAX,0xc4(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV 0xc4(%RSP),%R10D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | scal (6.3%) |
| MOV %R10D,0x140(%R15) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| JMP 42f9b8 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x538> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| VZEROUPPER | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | vect (25.0%) |
| MOV 0x120(%RSP),%ECX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %ECX,0xe0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV 0xe0(%RSP),%R9D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %R9D,0x140(%R15) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| JMP 42f665 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x1e5> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| VMOVQ %R10,%XMM3 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| MOV 0x108(%RSP),%R10D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | scal (6.3%) |
| ADD $0x5,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| MOV %R10D,%R11D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| MOV %R10D,%EBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| AND $0x7,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| SHR $0x3,%R11D | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| MOV %R10D,0x100(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| SAL $0x6,%R11 | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| AND $-0x8,%EBX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| VZEROUPPER | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | vect (25.0%) |
| CMPB $0,0xf8(%RSP) | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | scal (1.6%) |
| JE 42f665 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x1e5> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| JMP 43041d <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0xf9d> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| VMOVQ %R10,%XMM3 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| MOV 0x108(%RSP),%R10D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | scal (6.3%) |
| ADD $0x5,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| MOV %R10D,%R11D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| MOV %R10D,%EBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| AND $0x7,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| SHR $0x3,%R11D | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| MOV %R10D,0x100(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| SAL $0x6,%R11 | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| AND $-0x8,%EBX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| NOPL (%RAX,%RAX,1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| VZEROUPPER | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | vect (25.0%) |
| CMPB $0,0xf8(%RSP) | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | scal (1.6%) |
| JE 42f9b8 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x538> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| JMP 4303f8 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0xf78> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| VMOVQ %R10,%XMM3 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| MOV 0x108(%RSP),%R10D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | scal (6.3%) |
| ADD $0x5,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| MOV %R10D,%R11D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| MOV %R10D,%EBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| AND $0x7,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| SHR $0x3,%R11D | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| MOV %R10D,0x100(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| SAL $0x6,%R11 | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| AND $-0x8,%EBX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| NOPL (%RAX,%RAX,1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| VZEROUPPER | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | vect (25.0%) |
| CMPB $0,0xf8(%RSP) | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | scal (1.6%) |
| JE 42f899 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x419> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| JMP 4303ae <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0xf2e> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| VMOVQ %R10,%XMM3 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| MOV 0x108(%RSP),%R10D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | scal (6.3%) |
| ADD $0x5,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| MOV %R10D,%R11D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| MOV %R10D,%EBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| AND $0x7,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| SHR $0x3,%R11D | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| MOV %R10D,0x100(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| SAL $0x6,%R11 | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| AND $-0x8,%EBX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| NOPL (%RAX,%RAX,1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| VZEROUPPER | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | vect (25.0%) |
| CMPB $0,0xf8(%RSP) | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | scal (1.6%) |
| JE 42f77d <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x2fd> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| JMP 4303d3 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0xf53> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| INC %EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| XOR %EDX,%EDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | N/A |
| JMP 42f8c0 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x440> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| INC %EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| XOR %EDX,%EDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | N/A |
| JMP 42f7a4 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x324> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| INC %EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| XOR %EDX,%EDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | N/A |
| JMP 42f690 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x210> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| INC %EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| XOR %EDX,%EDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | N/A |
| JMP 42f572 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0xf2> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| NOPL (%RAX) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
The code analyzed by CQA in that panel excludes loops and represents 0.00% of application time for run gcc_0
| Source file and lines | generate_chunk_kernel.f90:85-161 |
| Module | exec |
| nb instructions | 395 |
| nb uops | 402 |
| loop length | 1812 |
| used x86 registers | 16 |
| used mmx registers | 0 |
| used xmm registers | 4 |
| used ymm registers | 0 |
| used zmm registers | 0 |
| nb stack references | 31 |
| micro-operation queue | 50.25 cycles |
| front end | 50.25 cycles |
| P0 | P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | P12 | P13 | P14 | P15 | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| uops | 34.17 | 34.17 | 34.17 | 34.17 | 34.17 | 34.17 | 40.25 | 40.25 | 40.25 | 40.25 | 0.00 | 0.00 | 0.00 | 0.00 | 1.50 | 1.50 |
| cycles | 34.17 | 34.17 | 34.17 | 34.17 | 34.17 | 34.17 | 40.25 | 40.25 | 40.25 | 40.25 | 0.00 | 0.00 | 0.00 | 0.00 | 1.50 | 1.50 |
| Cycles executing div or sqrt instructions | 24.00 |
| Front-end | 50.25 |
| Dispatch | 40.25 |
| DIV/SQRT | 24.00 |
| Overall L1 | 50.25 |
| all | 6% |
| load | 0% |
| store | 0% |
| mul | NA (no mul vectorizable/vectorized instructions) |
| add-sub | 0% |
| fma | NA (no fma vectorizable/vectorized instructions) |
| div/sqrt | 0% |
| other | 14% |
| all | 8% |
| load | 5% |
| store | 7% |
| mul | NA (no mul vectorizable/vectorized instructions) |
| add-sub | 6% |
| fma | NA (no fma vectorizable/vectorized instructions) |
| div/sqrt | 6% |
| other | 10% |
| Instruction | Nb FU | P0 | P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | P12 | P13 | P14 | P15 | Latency | Recip. throughput | Vectorization |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| PUSH %RBP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 | N/A |
| MOV %RSP,%RBP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| PUSH %R15 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 | N/A |
| PUSH %R14 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 | N/A |
| PUSH %R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 | N/A |
| PUSH %R12 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 | N/A |
| PUSH %RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 | N/A |
| MOV %RDI,%R15 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| AND $-0x40,%RSP | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| SUB $0x140,%RSP | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV 0x120(%RDI),%RDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x118(%RDI),%RCX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x108(%RDI),%RSI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x100(%RDI),%R8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0xf8(%RDI),%R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0xf0(%RDI),%R10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | scal (12.5%) |
| MOV 0x128(%RDI),%RAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x110(%RDI),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0xe8(%RDI),%R11 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %RDX,0x128(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %RCX,0x68(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %RSI,0x50(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %R8,0x48(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %R9,0x40(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %R10,0xf0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %RAX,0x58(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %RBX,0x130(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %R11,0x60(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV 0xe0(%RDI),%R12 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0xd0(%RDI),%R14 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | scal (12.5%) |
| MOV 0xd8(%RDI),%R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x10(%RDI),%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %R12,0xe8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %R14,0xd0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV (%RDI),%EBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %R13,0xd8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| CALL 402380 <@plt_start@+0x360> | 2 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | N/A |
| MOV %EAX,%R12D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| MOV %EAX,0x7c(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| CALL 4022f0 <@plt_start@+0x2d0> | 2 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | N/A |
| MOV %EAX,%R14D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | scal (6.3%) |
| MOV 0x18(%R15),%RAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| SUB $0x2,%EBX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV (%RAX),%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| ADD $0x3,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| SUB %EBX,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CLTD | scal (6.3%) | |||||||||||||||||||
| IDIV %R12D | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 9-14 | 6 | scal (6.3%) |
| CMP %EDX,%R14D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| JL 430ec5 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x1a45> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| MOV %EAX,%ECX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| IMUL %R14D,%ECX | 1 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 | N/A |
| ADD %EDX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %ECX,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CMP %EAX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| JGE 42f665 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x1e5> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| MOV (%R15),%RSI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| ADD %EBX,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %EBX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV 0x8(%R15),%R8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0xf0(%RSP),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOVSXD %ECX,%RDX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV %EAX,0x118(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV 0x48(%R15),%R12 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x70(%R15),%R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOVB $0,0xf8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (1.6%) |
| MOV (%RSI),%R11D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%R8),%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| LEA (,%RBX,8),%RDI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| IMUL %RBX,%RDX | 1 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 | N/A |
| MOV 0x40(%RSP),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| VMOVQ %RDI,%XMM3 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| MOVSXD %R11D,%RSI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| LEA -0x2(%R11),%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| LEA 0x3(%RAX),%R9D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| SUB %R11D,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| VMOVQ %RSI,%XMM4 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| LEA 0x3(%R11,%RAX,1),%R11D | 2 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 0.50 | N/A |
| LEA 0x4(%RAX),%EDI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| MOV %R10D,0x13c(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| ADD %RBX,%RSI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV %EAX,0x108(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV %EDI,0x110(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| ADD %RDX,%RSI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %RBX,%RDX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CMP %R9D,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| CMOVGE %R10D,%R11D | 2 | 0.33 | 0.33 | 0.33 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| LEA -0x10(%R12,%RSI,8),%R8 | 2 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 0.50 | N/A |
| VMOVQ %XMM3,%R10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 1 | 0.50 | scal (12.5%) |
| MOV %R11D,0x120(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| CMPB $0,0xf8(%RSP) | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | scal (1.6%) |
| JNE 43041d <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0xf9d> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| CALL 402370 <@plt_start@+0x350> | 2 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | N/A |
| MOV 0x18(%R15),%RDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x10(%R15),%R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%RDX),%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%R13),%R12D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| ADD $0x3,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| SUB $0x2,%R12D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| SUB %R12D,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CLTD | scal (6.3%) | |||||||||||||||||||
| IDIVL 0x7c(%RSP) | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 10-17 | 6 | scal (6.3%) |
| CMP %EDX,%R14D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| JL 430ebc <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x1a3c> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| MOV %EAX,%ECX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| IMUL %R14D,%ECX | 1 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 | N/A |
| ADD %EDX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %ECX,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CMP %EAX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| JGE 42f77d <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x2fd> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| MOV (%R15),%R8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x8(%R15),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| ADD %R12D,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %R12D,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV %EAX,0x118(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV 0xe8(%RSP),%RAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x40(%R15),%R12 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOVSXD %ECX,%RDX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV 0x68(%R15),%R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOVB $0,0xf8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (1.6%) |
| MOV (%R8),%R11D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%RBX),%ESI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x60(%RSP),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| LEA (,%RAX,8),%RDI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| IMUL %RAX,%RDX | 1 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 | N/A |
| MOVSXD %R11D,%R8 | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| LEA -0x2(%R11),%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| LEA 0x3(%RSI),%R9D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| SUB %R11D,%ESI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| VMOVQ %R8,%XMM4 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| ADD %RBX,%R8 | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| LEA 0x3(%R11,%RSI,1),%R11D | 2 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 0.50 | N/A |
| LEA 0x4(%RSI),%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| ADD %RDX,%R8 | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %RBX,%RDX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CMP %R9D,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| MOV %R10D,0x13c(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| CMOVGE %R10D,%R11D | 2 | 0.33 | 0.33 | 0.33 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| LEA -0x10(%R12,%R8,8),%R8 | 2 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 0.50 | N/A |
| MOV %RDI,%R10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | scal (12.5%) |
| MOV %ESI,0x108(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV %EAX,0x110(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV %R11D,0x120(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| CMPB $0,0xf8(%RSP) | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | scal (1.6%) |
| JNE 4303d3 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0xf53> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| CALL 402370 <@plt_start@+0x350> | 2 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | N/A |
| MOV 0x18(%R15),%RDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x10(%R15),%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%RDX),%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%RDI),%EBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| ADD $0x3,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| SUB $0x2,%EBX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| SUB %EBX,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CLTD | scal (6.3%) | |||||||||||||||||||
| IDIVL 0x7c(%RSP) | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 10-17 | 6 | scal (6.3%) |
| CMP %EDX,%R14D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| JL 430eb3 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x1a33> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| MOV %EAX,%ECX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| IMUL %R14D,%ECX | 1 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 | N/A |
| ADD %EDX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %ECX,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CMP %EAX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| JGE 42f899 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x419> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| MOV (%R15),%R8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| ADD %EBX,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %EBX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV 0x8(%R15),%R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x130(%RSP),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOVSXD %ECX,%RDX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV 0x50(%R15),%R12 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x78(%R15),%R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %EAX,0x118(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOVB $0,0xf8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (1.6%) |
| MOV (%R8),%R11D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%R9),%ESI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| LEA (,%RBX,8),%RDI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| IMUL %RBX,%RDX | 1 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 | N/A |
| MOV 0x68(%RSP),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| VMOVQ %RDI,%XMM10 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| MOVSXD %R11D,%RAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| LEA -0x2(%R11),%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| LEA 0x3(%RSI),%R9D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| SUB %R11D,%ESI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| VMOVQ %RAX,%XMM4 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| LEA 0x3(%R11,%RSI,1),%R11D | 2 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 0.50 | N/A |
| LEA 0x4(%RSI),%EDI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| MOV %R10D,0x13c(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| ADD %RBX,%RAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV %ESI,0x108(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV %EDI,0x110(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| ADD %RDX,%RAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %RBX,%RDX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CMP %R10D,%R9D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| CMOVLE %R10D,%R11D | 2 | 0.33 | 0.33 | 0.33 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| LEA -0x10(%R12,%RAX,8),%R8 | 2 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 0.50 | N/A |
| VMOVQ %XMM10,%R10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 1 | 0.50 | scal (12.5%) |
| MOV %R11D,0x120(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| CMPB $0,0xf8(%RSP) | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | scal (1.6%) |
| JNE 4303ae <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0xf2e> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| CALL 402370 <@plt_start@+0x350> | 2 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | N/A |
| MOV 0x18(%R15),%RDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x10(%R15),%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%RDX),%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%RDI),%EBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| ADD $0x3,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| SUB $0x2,%EBX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| SUB %EBX,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CLTD | scal (6.3%) | |||||||||||||||||||
| IDIVL 0x7c(%RSP) | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 10-17 | 6 | scal (6.3%) |
| CMP %EDX,%R14D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| JL 430eaa <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x1a2a> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| MOV %EAX,%ECX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| IMUL %R14D,%ECX | 1 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 | N/A |
| ADD %EDX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %ECX,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CMP %EAX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| JGE 42f9b8 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x538> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| MOV (%R15),%R8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| ADD %EBX,%EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %EBX,%ECX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV 0x8(%R15),%R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x128(%RSP),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOVSXD %ECX,%RDX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV 0x58(%R15),%R12 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x80(%R15),%R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %EAX,0x118(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOVB $0,0xf8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (1.6%) |
| MOV (%R8),%R11D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%R9),%ESI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| LEA (,%RBX,8),%RDI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| IMUL %RBX,%RDX | 1 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 | N/A |
| MOV 0x58(%RSP),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| VMOVQ %RDI,%XMM15 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| MOVSXD %R11D,%RAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| LEA -0x2(%R11),%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| LEA 0x3(%RSI),%R9D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| SUB %R11D,%ESI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| VMOVQ %RAX,%XMM4 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| LEA 0x3(%R11,%RSI,1),%R11D | 2 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 0.50 | N/A |
| LEA 0x4(%RSI),%EDI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| MOV %R10D,0x13c(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| ADD %RBX,%RAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV %ESI,0x108(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV %EDI,0x110(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| ADD %RDX,%RAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| ADD %RBX,%RDX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| CMP %R10D,%R9D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| CMOVLE %R10D,%R11D | 2 | 0.33 | 0.33 | 0.33 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| LEA -0x10(%R12,%RAX,8),%R8 | 2 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 0.50 | N/A |
| VMOVQ %XMM15,%R10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 1 | 0.50 | scal (12.5%) |
| MOV %R11D,0x120(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| CMPB $0,0xf8(%RSP) | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | scal (1.6%) |
| JNE 4303f8 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0xf78> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| CALL 402370 <@plt_start@+0x350> | 2 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | N/A |
| MOV 0x60(%R15),%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV (%RDI),%EDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| CMP $0x1,%EDX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| JLE 430349 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0xec9> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| MOV 0x58(%RSP),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0xd8(%RSP),%R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x50(%RSP),%RSI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0x48(%RSP),%RCX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0xd0(%RSP),%R11 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV 0xf0(%RSP),%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %RDX,0x70(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV 0x130(%RSP),%RDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV $0x1,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| MOV %RBX,%R8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| SUB %RSI,%R13 | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| LEA -0x1(%RBX),%RBX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| NEG %R8 | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| LEA (,%R13,8),%RAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| SUB %RDX,%RDI | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| MOV %RBX,0x80(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| SAL $0x3,%R8 | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| MOV %RAX,0x38(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %RDI,0xb0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| LEA (%R8,%RCX,8),%R9 | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| LEA (%R8,%R11,8),%R12 | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| MOV %R14D,%EBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| MOV %R10,%R14 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | scal (12.5%) |
| MOV %R9,0x88(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| MOV %R12,0x90(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (12.5%) |
| JMP 42fa76 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x5f6> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| NOPW (%RAX,%RAX,1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| NOPW %CS:(%RAX,%RAX,1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| NOPW (%RAX,%RAX,1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| NOPL (%RAX) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| NOPL (%RAX) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| XCHG %AX,%AX | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| LEA -0x28(%RBP),%RSP | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | N/A |
| POP %RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| POP %R12 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| POP %R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| POP %R14 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| POP %R15 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| POP %RBP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| RET | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 | N/A |
| VZEROUPPER | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | vect (25.0%) |
| MOV 0x120(%RSP),%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %EAX,0xc8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV 0xc8(%RSP),%R10D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | scal (6.3%) |
| MOV %R10D,0x140(%R15) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| JMP 42f899 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x419> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| VZEROUPPER | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | vect (25.0%) |
| MOV 0x120(%RSP),%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %EAX,0x138(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV 0x138(%RSP),%R10D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | scal (6.3%) |
| MOV %R10D,0x140(%R15) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| JMP 42f77d <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x2fd> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| VZEROUPPER | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | vect (25.0%) |
| MOV 0x120(%RSP),%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %EAX,0xc4(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV 0xc4(%RSP),%R10D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | scal (6.3%) |
| MOV %R10D,0x140(%R15) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| JMP 42f9b8 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x538> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| VZEROUPPER | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | vect (25.0%) |
| MOV 0x120(%RSP),%ECX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %ECX,0xe0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| MOV 0xe0(%RSP),%R9D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | N/A |
| MOV %R9D,0x140(%R15) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| JMP 42f665 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x1e5> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| VMOVQ %R10,%XMM3 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| MOV 0x108(%RSP),%R10D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | scal (6.3%) |
| ADD $0x5,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| MOV %R10D,%R11D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| MOV %R10D,%EBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| AND $0x7,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| SHR $0x3,%R11D | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| MOV %R10D,0x100(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| SAL $0x6,%R11 | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| AND $-0x8,%EBX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| VZEROUPPER | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | vect (25.0%) |
| CMPB $0,0xf8(%RSP) | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | scal (1.6%) |
| JE 42f665 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x1e5> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| JMP 43041d <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0xf9d> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| VMOVQ %R10,%XMM3 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| MOV 0x108(%RSP),%R10D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | scal (6.3%) |
| ADD $0x5,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| MOV %R10D,%R11D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| MOV %R10D,%EBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| AND $0x7,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| SHR $0x3,%R11D | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| MOV %R10D,0x100(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| SAL $0x6,%R11 | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| AND $-0x8,%EBX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| NOPL (%RAX,%RAX,1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| VZEROUPPER | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | vect (25.0%) |
| CMPB $0,0xf8(%RSP) | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | scal (1.6%) |
| JE 42f9b8 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x538> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| JMP 4303f8 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0xf78> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| VMOVQ %R10,%XMM3 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| MOV 0x108(%RSP),%R10D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | scal (6.3%) |
| ADD $0x5,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| MOV %R10D,%R11D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| MOV %R10D,%EBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| AND $0x7,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| SHR $0x3,%R11D | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| MOV %R10D,0x100(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| SAL $0x6,%R11 | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| AND $-0x8,%EBX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| NOPL (%RAX,%RAX,1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| VZEROUPPER | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | vect (25.0%) |
| CMPB $0,0xf8(%RSP) | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | scal (1.6%) |
| JE 42f899 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x419> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| JMP 4303ae <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0xf2e> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| VMOVQ %R10,%XMM3 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 | scal (12.5%) |
| MOV 0x108(%RSP),%R10D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.25 | scal (6.3%) |
| ADD $0x5,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| MOV %R10D,%R11D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| MOV %R10D,%EBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 | N/A |
| AND $0x7,%R10D | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | scal (6.3%) |
| SHR $0x3,%R11D | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| MOV %R10D,0x100(%RSP) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 | scal (6.3%) |
| SAL $0x6,%R11 | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 | N/A |
| AND $-0x8,%EBX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| NOPL (%RAX,%RAX,1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| VZEROUPPER | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | vect (25.0%) |
| CMPB $0,0xf8(%RSP) | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | scal (1.6%) |
| JE 42f77d <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x2fd> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 | N/A |
| JMP 4303d3 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0xf53> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| INC %EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| XOR %EDX,%EDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | N/A |
| JMP 42f8c0 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x440> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| INC %EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| XOR %EDX,%EDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | N/A |
| JMP 42f7a4 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x324> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| INC %EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| XOR %EDX,%EDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | N/A |
| JMP 42f690 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0x210> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| INC %EAX | 1 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 | N/A |
| XOR %EDX,%EDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | N/A |
| JMP 42f572 <__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0+0xf2> | 1 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | N/A |
| NOPL (%RAX) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 | N/A |
| Name | Coverage (%) | Time (s) |
|---|---|---|
| ▼__generate_chunk_kernel_module_MOD_generate_chunk_kernel._omp_fn.0– | 0.05 | 0.02 |
| ▼Loop 205 - generate_chunk_kernel.f90:98-106 - exec– | 0.00 | 0.00 |
| ▼Loop 204 - generate_chunk_kernel.f90:98-106 - exec– | 0.00 | 0.00 |
| ▼Loop 203 - generate_chunk_kernel.f90:98-106 - exec– | 0.00 | 0.00 |
| ▼Loop 202 - generate_chunk_kernel.f90:98-106 - exec– | 0.00 | 0.00 |
| ○Loop 201 - generate_chunk_kernel.f90:98-98 - exec | 0.01 | 0.00 |
| ▼Loop 199 - generate_chunk_kernel.f90:106-114 - exec– | 0.00 | 0.00 |
| ▼Loop 198 - generate_chunk_kernel.f90:106-114 - exec– | 0.00 | 0.00 |
| ▼Loop 197 - generate_chunk_kernel.f90:106-114 - exec– | 0.00 | 0.00 |
| ▼Loop 196 - generate_chunk_kernel.f90:106-114 - exec– | 0.00 | 0.00 |
| ○Loop 195 - generate_chunk_kernel.f90:106-106 - exec | 0.01 | 0.00 |
| ▼Loop 185 - generate_chunk_kernel.f90:85-161 - exec– | 0.00 | 0.00 |
| ▼Loop 186 - generate_chunk_kernel.f90:129-161 - exec– | 0.00 | 0.00 |
| ○Loop 187 - generate_chunk_kernel.f90:130-137 - exec | 0.01 | 0.01 |
| ○Loop 188 - generate_chunk_kernel.f90:142-161 - exec | 0.00 | 0.00 |
| ○Loop 206 - generate_chunk_kernel.f90:90-98 - exec | 0.00 | 0.00 |
| ▼Loop 193 - generate_chunk_kernel.f90:90-114 - exec– | 0.00 | 0.00 |
| ▼Loop 192 - generate_chunk_kernel.f90:90-114 - exec– | 0.00 | 0.00 |
| ▼Loop 191 - generate_chunk_kernel.f90:90-114 - exec– | 0.00 | 0.00 |
| ▼Loop 190 - generate_chunk_kernel.f90:90-114 - exec– | 0.00 | 0.00 |
| ○Loop 189 - generate_chunk_kernel.f90:114-114 - exec | 0.01 | 0.00 |
| ○Loop 200 - generate_chunk_kernel.f90:98-106 - exec | 0.00 | 0.00 |
| ○Loop 212 - generate_chunk_kernel.f90:90-114 - exec | 0.00 | 0.00 |
| ○Loop 194 - generate_chunk_kernel.f90:114-137 - exec | 0.00 | 0.00 |
| ▼Loop 211 - generate_chunk_kernel.f90:90-90 - exec– | 0.00 | 0.00 |
| ▼Loop 210 - generate_chunk_kernel.f90:90-90 - exec– | 0.00 | 0.00 |
| ▼Loop 209 - generate_chunk_kernel.f90:90-90 - exec– | 0.00 | 0.00 |
| ▼Loop 208 - generate_chunk_kernel.f90:90-90 - exec– | 0.00 | 0.00 |
| ○Loop 207 - generate_chunk_kernel.f90:90-90 - exec | 0.01 | 0.00 |