OV - exec - Function flux_calc_kernel_module_mp_flux_calc_kernel

	Function: flux_calc_kernel_module_mp_flux_calc_kernel_.DIR.OMP.PARALLEL.2	Module: exec	Source: flux_calc_kernel.f90:49-63	Coverage (incl. loops): 3.98% \| (excl. loops): 0.00%

/home/eoseret/qaas_runs_ZEN5/174-049-0948/intel/CloverLeaf1.3-FC/build/CloverLeaf1.3-FC/CloverLeaf_ref/kernels/flux_calc_kernel.f90: 49 - 63

--------------------------------------------------------------------------------

49:     !$OMP PARALLEL

50:

51:     ! Note that the loops calculate one extra flux than required, but this

52:     ! allows loop fusion that improves performance

53:     !$OMP DO

54:     DO k=y_min,y_max+1

55:     !$OMP SIMD

56:       DO j=x_min,x_max+1

57:         vol_flux_x(j,k)=0.25_8*dt*xarea(j,k)                  &

58:           *(xvel0(j,k)+xvel0(j,k+1)+xvel1(j,k)+xvel1(j,k+1))

59:         vol_flux_y(j,k)=0.25_8*dt*yarea(j,k)                  &

60:           *(yvel0(j,k)+yvel0(j+1,k)+yvel1(j,k)+yvel1(j+1,k))

61:       ENDDO

62:     ENDDO

63:   !$OMP END DO

0x4270d0 PUSH	%RBP

0x4270d1 MOV	%RSP,%RBP

0x4270d4 PUSH	%R15

0x4270d6 PUSH	%R14

0x4270d8 PUSH	%R13

0x4270da PUSH	%R12

0x4270dc PUSH	%RBX

0x4270dd SUB	$0x178,%RSP

0x4270e4 MOV	%R9,-0x88(%RBP)

0x4270eb MOV	%R8,-0x80(%RBP)

0x4270ef MOV	%RCX,%R12

0x4270f2 MOV	0xa0(%RBP),%RAX

0x4270f9 MOV	%RAX,-0x160(%RBP)

0x427100 MOV	0x98(%RBP),%RAX

0x427107 MOV	%RAX,-0x158(%RBP)

0x42710e MOV	0x90(%RBP),%RAX

0x427115 MOV	%RAX,-0x150(%RBP)

0x42711c MOV	0x88(%RBP),%RAX

0x427123 MOV	%RAX,-0x148(%RBP)

0x42712a MOV	0x80(%RBP),%RAX

0x427131 MOV	%RAX,-0x140(%RBP)

0x427138 MOV	0x78(%RBP),%RAX

0x42713c MOV	%RAX,-0x138(%RBP)

0x427143 MOV	0x50(%RBP),%EBX

0x427146 MOV	0x48(%RBP),%EAX

0x427149 SUB	%EBX,%EAX

0x42714b INC	%EAX

0x42714d MOV	0x70(%RBP),%RCX

0x427151 MOV	%RCX,-0x130(%RBP)

0x427158 MOV	0x68(%RBP),%RCX

0x42715c MOV	%RCX,-0x128(%RBP)

0x427163 MOV	0x60(%RBP),%R15

0x427167 MOV	0x58(%RBP),%R14

0x42716b MOV	0x40(%RBP),%RCX

0x42716f MOV	%RCX,-0x120(%RBP)

0x427176 MOV	0x38(%RBP),%RCX

0x42717a MOV	%RCX,-0x78(%RBP)

0x42717e MOV	0x30(%RBP),%RCX

0x427182 MOV	%RCX,-0x70(%RBP)

0x427186 MOV	0x28(%RBP),%RCX

0x42718a MOV	%RCX,-0x68(%RBP)

0x42718e MOV	0x20(%RBP),%RCX

0x427192 MOV	%RCX,-0x60(%RBP)

0x427196 MOV	0x18(%RBP),%RCX

0x42719a MOV	%RCX,-0x58(%RBP)

0x42719e MOV	0x10(%RBP),%RCX

0x4271a2 MOV	%RCX,-0x50(%RBP)

0x4271a6 MOVL	$0,-0x48(%RBP)

0x4271ad JS	42721f

0x4271af MOV	%RDX,%R13

0x4271b2 MOV	%RDI,-0xa8(%RBP)

0x4271b9 MOV	(%RDI),%ESI

0x4271bb MOVL	$0,-0x30(%RBP)

0x4271c2 MOV	%EAX,-0x2c(%RBP)

0x4271c5 MOVL	$0x1,-0x44(%RBP)

0x4271cc SUB	$0x8,%RSP

0x4271d0 LEA	-0x44(%RBP),%RAX

0x4271d4 LEA	-0x48(%RBP),%RCX

0x4271d8 LEA	-0x30(%RBP),%R8

0x4271dc LEA	-0x2c(%RBP),%R9

0x4271e0 MOV	$0x538910,%EDI

0x4271e5 MOV	%ESI,-0x34(%RBP)

0x4271e8 MOV	$0x22,%EDX

0x4271ed PUSH	$0x1

0x4271ef PUSH	$0x1

0x4271f1 PUSH	%RAX

0x4271f2 CALL	404670 <__kmpc_for_static_init_4@plt>

0x4271f7 ADD	$0x20,%RSP

0x4271fb MOV	-0x30(%RBP),%EAX

0x4271fe MOV	-0x2c(%RBP),%ECX

0x427201 SUB	%EAX,%ECX

0x427203 MOV	%ECX,-0x40(%RBP)

0x427206 JAE	42723c

0x427208 MOV	$0x538930,%EDI

0x42720d MOV	-0x34(%RBP),%ESI

0x427210 VZEROUPPER

0x427213 CALL	404230 <__kmpc_for_static_fini@plt>

0x427218 MOV	-0xa8(%RBP),%RDI

0x42721f MOV	(%RDI),%ESI

0x427221 MOV	$0x538950,%EDI

0x427226 ADD	$0x178,%RSP

0x42722d POP	%RBX

0x42722e POP	%R12

0x427230 POP	%R13

0x427232 POP	%R14

0x427234 POP	%R15

0x427236 POP	%RBP

0x427237 JMP	404740

0x42723c MOV	%RAX,%RDI

0x42723f SAL	$0x20,%R12

0x427243 MOV	$-0x200000000,%RAX

0x42724d LEA	(%R12,%RAX,1),%RCX

0x427251 MOV	%RCX,%RDX

0x427254 SAR	$0x20,%RDX

0x427258 MOV	%RDX,-0x110(%RBP)

0x42725f SAL	$0x20,%R13

0x427263 ADD	%R13,%RAX

0x427266 MOV	%RAX,%R8

0x427269 SAR	$0x20,%R8

0x42726d ADD	%EBX,%EDI

0x42726f MOVSXD	(%R15),%R9

0x427272 MOV	(%R14),%EDX

0x427275 SUB	%R9D,%EDX

0x427278 LEA	0x1(%RDX),%ESI

0x42727b MOV	%ESI,-0x3c(%RBP)

0x42727e ADD	$0x2,%EDX

0x427281 CMP	$0x2,%EDX

0x427284 MOV	$0x1,%EBX

0x427289 CMOVGE	%EDX,%EBX

0x42728c MOV	%EBX,%R10D

0x42728f AND	$0x7ffffffc,%R10D

0x427296 TEST	%RCX,%RCX

0x427299 MOV	$-0x1,%RDX

0x4272a0 CMOVNS	%RCX,%RDX

0x4272a4 TEST	%RDX,%RDX

0x4272a7 MOV	$0x1,%R14D

0x4272ad CMOVG	%R14,%RDX

0x4272b1 MOV	$0x200000000,%R15

0x4272bb MOV	%R15,%RSI

0x4272be SUB	%R12,%RSI

0x4272c1 MOV	%RBX,-0x100(%RBP)

0x4272c8 VPBROADCASTQ	%RBX,%YMM0

0x4272ce CMP	%RSI,%RCX

0x4272d1 CMOVG	%RCX,%RSI

0x4272d5 MOV	%R9,-0x108(%RBP)

0x4272dc LEA	(,%R9,8),%R9

0x4272e4 SHR	$0x20,%RSI

0x4272e8 IMUL	%RDX,%RSI

0x4272ec MOV	$-0x1,%RCX

0x4272f3 SAL	$0x3,%RSI

0x4272f7 SUB	%RSI,%R9

0x4272fa MOV	-0x50(%RBP),%RDX

0x4272fe ADD	%R9,%RDX

0x427301 ADD	$0x8,%RDX

0x427305 MOV	%RDX,-0xe0(%RBP)

0x42730c TEST	%RAX,%RAX

0x42730f CMOVNS	%RAX,%RCX

0x427313 TEST	%RCX,%RCX

0x427316 CMOVG	%R14,%RCX

0x42731a SUB	%R13,%R15

0x42731d CMP	%R15,%RAX

0x427320 CMOVG	%RAX,%R15

0x427324 SHR	$0x20,%R15

0x427328 IMUL	%RCX,%R15

0x42732c NEG	%R15

0x42732f MOV	%R15,-0xf0(%RBP)

0x427336 MOV	-0x60(%RBP),%RAX

0x42733a ADD	%R9,%RAX

0x42733d ADD	$0x8,%RAX

0x427341 MOV	%RAX,-0xd8(%RBP)

0x427348 MOV	-0x80(%RBP),%RAX

0x42734c ADD	%R9,%RAX

0x42734f MOV	%RAX,-0xd0(%RBP)

0x427356 MOV	-0x70(%RBP),%RAX

0x42735a ADD	%R9,%RAX

0x42735d MOV	%RAX,-0xc8(%RBP)

0x427364 MOV	%R8,-0x90(%RBP)

0x42736b SUB	%R8,%R14

0x42736e MOV	%R14,-0xf8(%RBP)

0x427375 MOV	-0x88(%RBP),%RAX

0x42737c ADD	%R9,%RAX

0x42737f MOV	%RAX,-0xc0(%RBP)

0x427386 MOV	-0x58(%RBP),%RAX

0x42738a ADD	%R9,%RAX

0x42738d MOV	%RAX,-0xb8(%RBP)

0x427394 MOV	-0x68(%RBP),%RAX

0x427398 ADD	%R9,%RAX

0x42739b MOV	%RAX,-0xb0(%RBP)

0x4273a2 ADD	-0x78(%RBP),%R9

0x4273a6 MOV	%R9,-0xe8(%RBP)

0x4273ad VMOVSD	0xcf5e3(%RIP),%XMM1

0x4273b5 VMOVDQA	0xcfbc3(%RIP),%YMM2

0x4273bd XOR	%R13D,%R13D

0x4273c0 MOV	%RDI,-0x118(%RBP)

0x4273c7 MOV	%EDI,%R9D

0x4273ca JMP	427567

0x4273cf NOP

(185) 0x4273d0 MOVSXD	%EBX,%R11

(185) 0x4273d3 SUB	-0x90(%RBP),%R11

(185) 0x4273da IMUL	%R11,%R8

(185) 0x4273de VBROADCASTSD	%XMM13,%YMM13

(185) 0x4273e3 LEA	0x1(%R11),%RBX

(185) 0x4273e7 MOV	%RDX,%R12

(185) 0x4273ea IMUL	%RBX,%R12

(185) 0x4273ee MOV	%R12,-0x98(%RBP)

(185) 0x4273f5 IMUL	%R11,%RDX

(185) 0x4273f9 MOV	%RCX,%R12

(185) 0x4273fc IMUL	%R11,%R12

(185) 0x427400 MOV	%R12,-0xa0(%RBP)

(185) 0x427407 IMUL	%RBX,%RCX

(185) 0x42740b IMUL	%R11,%R14

(185) 0x42740f IMUL	%R11,%RSI

(185) 0x427413 IMUL	%R11,%RAX

(185) 0x427417 IMUL	%R11,%RDI

(185) 0x42741b IMUL	%R11,%R15

(185) 0x42741f MOV	%R15,%RBX

(185) 0x427422 MOV	%RAX,%R11

(185) 0x427425 MOV	%RCX,%R15

(185) 0x427428 MOV	%RDX,%R12

(185) 0x42742b XOR	%EAX,%EAX

(185) 0x42742d VPBROADCASTQ	%RAX,%YMM14

(185) 0x427433 VPSUBQ	%YMM14,%YMM0,%YMM14

(185) 0x427438 VPCMPNLEUQ	%YMM2,%YMM14,%K1

(185) 0x42743f ADD	-0x78(%RBP),%R8

(185) 0x427443 ADD	-0x108(%RBP),%RAX

(185) 0x42744a SUB	-0x110(%RBP),%RAX

(185) 0x427451 VMOVUPD	(%R8,%RAX,8),%YMM14{%K1}{z}

(185) 0x427458 MOV	-0x68(%RBP),%RCX

(185) 0x42745c MOV	-0x98(%RBP),%RDX

(185) 0x427463 ADD	%RCX,%RDX

(185) 0x427466 VMOVUPD	(%RDX,%RAX,8),%YMM15{%K1}{z}

(185) 0x42746d ADD	%RCX,%R12

(185) 0x427470 VMOVUPD	(%R12,%RAX,8),%YMM16{%K1}{z}

(185) 0x427477 MOV	-0x58(%RBP),%RCX

(185) 0x42747b MOV	-0xa0(%RBP),%RDX

(185) 0x427482 ADD	%RCX,%RDX

(185) 0x427485 VMOVUPD	(%RDX,%RAX,8),%YMM17{%K1}{z}

(185) 0x42748c ADD	%RCX,%R15

(185) 0x42748f VMOVUPD	(%R15,%RAX,8),%YMM18{%K1}{z}

(185) 0x427496 VMOVAPD	%YMM14,%YMM12{%K1}

(185) 0x42749c VMULPD	%YMM13,%YMM12,%YMM14

(185) 0x4274a1 VMOVAPD	%YMM15,%YMM11{%K1}

(185) 0x4274a7 VMOVAPD	%YMM16,%YMM10{%K1}

(185) 0x4274ad VADDPD	%YMM10,%YMM11,%YMM15

(185) 0x4274b2 VMOVAPD	%YMM17,%YMM9{%K1}

(185) 0x4274b8 VMOVAPD	%YMM18,%YMM8{%K1}

(185) 0x4274be VADDPD	%YMM8,%YMM9,%YMM16

(185) 0x4274c4 VADDPD	%YMM16,%YMM15,%YMM15

(185) 0x4274ca VMULPD	%YMM15,%YMM14,%YMM14

(185) 0x4274cf ADD	-0x88(%RBP),%R14

(185) 0x4274d6 VMOVUPD	%YMM14,(%R14,%RAX,8){%K1}

(185) 0x4274dd ADD	-0x70(%RBP),%RSI

(185) 0x4274e1 VMOVUPD	(%RSI,%RAX,8),%YMM14{%K1}{z}

(185) 0x4274e8 ADD	-0x60(%RBP),%R11

(185) 0x4274ec VMOVUPD	0x8(%R11,%RAX,8),%YMM15{%K1}{z}

(185) 0x4274f7 VMOVUPD	(%R11,%RAX,8),%YMM16{%K1}{z}

(185) 0x4274fe ADD	-0x50(%RBP),%RDI

(185) 0x427502 VMOVUPD	(%RDI,%RAX,8),%YMM17{%K1}{z}

(185) 0x427509 VMOVUPD	0x8(%RDI,%RAX,8),%YMM18{%K1}{z}

(185) 0x427514 VMOVAPD	%YMM14,%YMM7{%K1}

(185) 0x42751a VMOVAPD	%YMM15,%YMM6{%K1}

(185) 0x427520 VMULPD	%YMM7,%YMM13,%YMM13

(185) 0x427524 VMOVAPD	%YMM16,%YMM5{%K1}

(185) 0x42752a VADDPD	%YMM5,%YMM6,%YMM14

(185) 0x42752e VMOVAPD	%YMM17,%YMM4{%K1}

(185) 0x427534 VMOVAPD	%YMM18,%YMM3{%K1}

(185) 0x42753a VADDPD	%YMM3,%YMM4,%YMM15

(185) 0x42753e VADDPD	%YMM15,%YMM14,%YMM14

(185) 0x427543 VMULPD	%YMM14,%YMM13,%YMM13

(185) 0x427548 ADD	-0x80(%RBP),%RBX

(185) 0x42754c VMOVUPD	%YMM13,(%RBX,%RAX,8){%K1}

(185) 0x427553 LEA	0x1(%R13),%EAX

(185) 0x427557 INC	%R9D

(185) 0x42755a CMP	-0x40(%RBP),%R13D

(185) 0x42755e MOV	%EAX,%R13D

(185) 0x427561 JE	427208

(185) 0x427567 CMPL	$0,-0x3c(%RBP)

(185) 0x42756b JS	427553

(185) 0x42756d MOV	-0x118(%RBP),%RAX

(185) 0x427574 LEA	(%RAX,%R13,1),%EBX

(185) 0x427578 MOV	-0x120(%RBP),%RAX

(185) 0x42757f VMULSD	(%RAX),%XMM1,%XMM13

(185) 0x427583 MOV	-0x128(%RBP),%RAX

(185) 0x42758a MOV	(%RAX),%R8

(185) 0x42758d MOV	-0x130(%RBP),%RAX

(185) 0x427594 MOV	(%RAX),%RDX

(185) 0x427597 MOV	-0x138(%RBP),%RAX

(185) 0x42759e MOV	(%RAX),%RCX

(185) 0x4275a1 MOV	-0x140(%RBP),%RAX

(185) 0x4275a8 MOV	(%RAX),%R14

(185) 0x4275ab MOV	-0x148(%RBP),%RAX

(185) 0x4275b2 MOV	(%RAX),%RSI

(185) 0x4275b5 MOV	-0x150(%RBP),%RAX

(185) 0x4275bc MOV	(%RAX),%RAX

(185) 0x4275bf MOV	-0x158(%RBP),%RDI

(185) 0x4275c6 MOV	(%RDI),%RDI

(185) 0x4275c9 MOV	-0x160(%RBP),%R11

(185) 0x4275d0 MOV	(%R11),%R15

(185) 0x4275d3 TEST	%R10,%R10

(185) 0x4275d6 JE	4273d0

(185) 0x4275dc MOV	%R13,-0x1a0(%RBP)

(185) 0x4275e3 MOV	%R9D,-0x38(%RBP)

(185) 0x4275e7 MOVSXD	%R9D,%R11

(185) 0x4275ea MOV	-0xf0(%RBP),%R12

(185) 0x4275f1 LEA	(%R12,%R11,1),%R13

(185) 0x4275f5 ADD	-0xf8(%RBP),%R11

(185) 0x4275fc MOVSXD	%EBX,%RBX

(185) 0x4275ff SUB	-0x90(%RBP),%RBX

(185) 0x427606 MOV	%R8,%R9

(185) 0x427609 IMUL	%RBX,%R9

(185) 0x42760d MOV	%R9,-0x168(%RBP)

(185) 0x427614 LEA	0x1(%RBX),%R9

(185) 0x427618 MOV	%RDX,%R12

(185) 0x42761b IMUL	%R9,%R12

(185) 0x42761f MOV	%R12,-0x98(%RBP)

(185) 0x427626 MOV	%RDX,%R12

(185) 0x427629 IMUL	%RBX,%R12

(185) 0x42762d MOV	%R12,-0x170(%RBP)

(185) 0x427634 MOV	%RCX,%R12

(185) 0x427637 IMUL	%RBX,%R12

(185) 0x42763b MOV	%R12,-0xa0(%RBP)

(185) 0x427642 IMUL	%RCX,%R9

(185) 0x427646 MOV	%R9,-0x178(%RBP)

(185) 0x42764d MOV	%R14,%R12

(185) 0x427650 IMUL	%RBX,%R12

(185) 0x427654 MOV	%R12,-0x180(%RBP)

(185) 0x42765b MOV	%RSI,%R12

(185) 0x42765e IMUL	%RBX,%R12

(185) 0x427662 MOV	%R12,-0x188(%RBP)

(185) 0x427669 MOV	%RAX,%R12

(185) 0x42766c IMUL	%RBX,%R12

(185) 0x427670 MOV	%R12,-0x190(%RBP)

(185) 0x427677 MOV	%RDI,%R12

(185) 0x42767a IMUL	%RBX,%R12

(185) 0x42767e MOV	%R12,-0x198(%RBP)

(185) 0x427685 IMUL	%R15,%RBX

(185) 0x427689 IMUL	%R13,%RDI

(185) 0x42768d IMUL	%R13,%RAX

(185) 0x427691 IMUL	%R13,%R15

(185) 0x427695 IMUL	%R13,%RSI

(185) 0x427699 IMUL	%R13,%R14

(185) 0x42769d MOV	%RCX,%R12

(185) 0x4276a0 IMUL	%R11,%R12

(185) 0x4276a4 IMUL	%R13,%RCX

(185) 0x4276a8 IMUL	%RDX,%R11

(185) 0x4276ac IMUL	%R13,%RDX

(185) 0x4276b0 IMUL	%R13,%R8

(185) 0x4276b4 VBROADCASTSD	%XMM13,%YMM13

(185) 0x4276b9 ADD	-0xe0(%RBP),%RDI

(185) 0x4276c0 ADD	-0xd8(%RBP),%RAX

(185) 0x4276c7 ADD	-0xd0(%RBP),%R15

(185) 0x4276ce ADD	-0xc8(%RBP),%RSI

(185) 0x4276d5 ADD	-0xc0(%RBP),%R14

(185) 0x4276dc MOV	-0xb8(%RBP),%R13

(185) 0x4276e3 ADD	%R13,%R12

(185) 0x4276e6 ADD	%R13,%RCX

(185) 0x4276e9 MOV	-0xb0(%RBP),%R13

(185) 0x4276f0 ADD	%R13,%RDX

(185) 0x4276f3 ADD	%R13,%R11

(185) 0x4276f6 ADD	-0xe8(%RBP),%R8

(185) 0x4276fd XOR	%R13D,%R13D

  (186) 0x427700 VMULPD	(%R8,%R13,8),%YMM13,%YMM14

  (186) 0x427706 VMOVUPD	(%R11,%R13,8),%YMM15

  (186) 0x42770c VADDPD	(%RDX,%R13,8),%YMM15,%YMM15

  (186) 0x427712 VADDPD	(%RCX,%R13,8),%YMM15,%YMM15

  (186) 0x427718 VADDPD	(%R12,%R13,8),%YMM15,%YMM15

  (186) 0x42771e VMULPD	%YMM15,%YMM14,%YMM14

  (186) 0x427723 VMOVUPD	%YMM14,(%R14,%R13,8)

  (186) 0x427729 VMULPD	(%RSI,%R13,8),%YMM13,%YMM14

  (186) 0x42772f VMOVUPD	(%RAX,%R13,8),%YMM15

  (186) 0x427735 VADDPD	-0x8(%RAX,%R13,8),%YMM15,%YMM15

  (186) 0x42773c VADDPD	-0x8(%RDI,%R13,8),%YMM15,%YMM15

  (186) 0x427743 VADDPD	(%RDI,%R13,8),%YMM15,%YMM15

  (186) 0x427749 VMULPD	%YMM15,%YMM14,%YMM14

  (186) 0x42774e VMOVUPD	%YMM14,(%R15,%R13,8)

  (186) 0x427754 ADD	$0x4,%R13

  (186) 0x427758 CMP	%R10,%R13

  (186) 0x42775b JB	427700

(185) 0x42775d MOV	%R10,%RAX

(185) 0x427760 CMP	-0x100(%RBP),%R10

(185) 0x427767 MOV	-0x1a0(%RBP),%R13

(185) 0x42776e MOV	-0x198(%RBP),%RDI

(185) 0x427775 MOV	-0x190(%RBP),%R11

(185) 0x42777c MOV	-0x188(%RBP),%RSI

(185) 0x427783 MOV	-0x180(%RBP),%R14

(185) 0x42778a MOV	-0x178(%RBP),%R15

(185) 0x427791 MOV	-0x38(%RBP),%R9D

(185) 0x427795 MOV	-0x170(%RBP),%R12

(185) 0x42779c MOV	-0x168(%RBP),%R8

(185) 0x4277a3 JNE	42742d

(185) 0x4277a9 JMP	427553

0x4277ae XCHG	%AX,%AX

Coverage (%)	Name	Source Location	Module
►50.85+	__kmp_invoke_microtask		libiomp5.so
○	__kmp_invoke_task_func		libiomp5.so
○	__kmp_launch_thread		libiomp5.so
○	_INTERNALea951ae6::__kmp_launc[...]		libiomp5.so
○	start_thread		libc.so.6
○	__GI___clone3		libc.so.6
►36.81+	__kmp_invoke_microtask		libiomp5.so
○	__kmp_invoke_task_func		libiomp5.so
○	__kmp_launch_thread		libiomp5.so
○	_INTERNALea951ae6::__kmp_launc[...]		libiomp5.so
►5.63+	__kmp_invoke_microtask		libiomp5.so
○	__kmp_invoke_task_func		libiomp5.so
○	__kmp_launch_thread		libiomp5.so
○	_INTERNALea951ae6::__kmp_launc[...]		libiomp5.so
○	start_thread		libc.so.6
►4.12+	__kmp_invoke_microtask		libiomp5.so
○	__kmp_invoke_task_func		libiomp5.so
○	__kmp_fork_call		libiomp5.so
○	__kmpc_fork_call		libiomp5.so
○	flux_calc_kernel	flux_calc_kernel.f90:67	exec
○	flux_calc	flux_calc.f90:43	exec
○	hydro	hydro.f90:62	exec
○	main		exec
○	__libc_start_call_main		libc.so.6
○	__libc_start_main		libc.so.6
○	_start		exec
►2.34+	__kmp_invoke_microtask		libiomp5.so
○	__kmp_invoke_task_func		libiomp5.so
○	__kmp_launch_thread		libiomp5.so

min	med	avg	max

Percentile Index	10	20	30	40	50	60	70	80	90	100
Value

min	med	avg	max

Percentile Index	10	20	30	40	50	60	70	80	90	100
Value

Path /

Average path: Display a virtual path defined by average values of all real paths

The code analyzed by CQA in that panel excludes loops and represents 0.00% of application time for run icx_0

Source file and lines	flux_calc_kernel.f90:49-63
Module	exec

The function is defined in /home/eoseret/qaas_runs_ZEN5/174-049-0948/intel/CloverLeaf1.3-FC/build/CloverLeaf1.3-FC/CloverLeaf_ref/kernels/flux_calc_kernel.f90:49-63.

Warnings:
Ignoring paths for analysis

gain
potential
hint
expert

Code clean check

Detected a slowdown caused by scalar integer instructions (typically used for address computation). By removing them, you can lower the cost of an iteration from 23.00 to 1.50 cycles (15.33x speedup).

Workaround

Try to reorganize arrays of structures to structures of arrays
Consider to permute loops (see vectorization gain report)
To reference allocatable arrays, use "allocatable" instead of "pointer" pointers or qualify them with the "contiguous" attribute (Fortran 2008)
For structures, limit to one indirection. For example, use a_b%c instead of a%b%c with a_b set to a%b before this function

Vectorization

Your function is probably not vectorized. Only 11% of vector register length is used (average across all SSE/AVX instructions).

Details

Store and arithmetical SSE/AVX instructions are used in scalar version (process only one data element in vector registers).

Workaround

Read the "512-bits vectorization" report at "Potential" confidence level.

Execution units bottlenecks

Found no such bottlenecks but see expert reports for more complex bottlenecks.

512-bits vectorization

On some x86 processors supporting 512-bits vectorization, compilers are often too conservative and limit vectorization to 256 bits. Performance can then be improved by enforcing 512-bits vectorization, especially with many vectorized and high trip count loops. 512-bits vectorization performance overhead (compared to 256-bits) is generally lower on newer processors.

Workaround

Recompile with -qopt-zmm-usage=high

CALL instructions

Detected function call instructions.

Details

Calling (and then returning from) a function prevents many compiler optimizations (like vectorization), breaks control flow (which reduces pipeline performance) and executes extra instructions to save/restore the registers used inside it, which is very expensive (dozens of cycles). Consider to inline small functions.

__kmpc_for_static_fini@plt: 1 occurrences►
- /home/eoseret/qaas_runs_ZEN5/174-049-0948/intel/CloverLeaf1.3-FC/build/CloverLeaf1.3-FC/CloverLeaf_ref/kernels/flux_calc_kernel.f90:63
__kmpc_for_static_init_4@plt: 1 occurrences►
- /home/eoseret/qaas_runs_ZEN5/174-049-0948/intel/CloverLeaf1.3-FC/build/CloverLeaf1.3-FC/CloverLeaf_ref/kernels/flux_calc_kernel.f90:55

Complex instructions

Detected COMPLEX INSTRUCTIONS.

Details

These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.

CMOVG: 4 occurrences►
- /home/eoseret/qaas_runs_ZEN5/174-049-0948/intel/CloverLeaf1.3-FC/build/CloverLeaf1.3-FC/CloverLeaf_ref/kernels/flux_calc_kernel.f90:54
- /home/eoseret/qaas_runs_ZEN5/174-049-0948/intel/CloverLeaf1.3-FC/build/CloverLeaf1.3-FC/CloverLeaf_ref/kernels/flux_calc_kernel.f90:56
- /home/eoseret/qaas_runs_ZEN5/174-049-0948/intel/CloverLeaf1.3-FC/build/CloverLeaf1.3-FC/CloverLeaf_ref/kernels/flux_calc_kernel.f90:56
- /home/eoseret/qaas_runs_ZEN5/174-049-0948/intel/CloverLeaf1.3-FC/build/CloverLeaf1.3-FC/CloverLeaf_ref/kernels/flux_calc_kernel.f90:56
CMOVGE: 1 occurrences►
- /home/eoseret/qaas_runs_ZEN5/174-049-0948/intel/CloverLeaf1.3-FC/build/CloverLeaf1.3-FC/CloverLeaf_ref/kernels/flux_calc_kernel.f90:56
VPBROADCASTQ: 1 occurrences►
- /home/eoseret/qaas_runs_ZEN5/174-049-0948/intel/CloverLeaf1.3-FC/build/CloverLeaf1.3-FC/CloverLeaf_ref/kernels/flux_calc_kernel.f90:56

Type of elements and instruction set

No instructions are processing arithmetic or math operations on FP elements. This function is probably writing/copying data or processing integer elements.

Matching between your function (in the source code) and the binary function

The binary function does not contain any FP arithmetical operations. The binary function is loading 284 bytes. The binary function is storing 292 bytes.

General properties

nb instructions	178
nb uops	184
loop length	770
used x86 registers	15
used mmx registers	0
used xmm registers	1
used ymm registers	2
used zmm registers	0
nb stack references	59

Front-end

MACRO FUSION NOT POSSIBLE FIT IN UOP CACHE

micro-operation queue	23.00 cycles
front end	23.00 cycles

Back-end

	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15
uops	13.17	13.17	13.17	13.17	13.17	13.17	19.75	19.75	19.75	19.75	0.00	0.50	0.50	0.00	0.00	0.00
cycles	13.17	13.17	13.17	13.17	13.17	13.17	19.75	19.75	19.75	19.75	0.00	0.50	0.50	0.00	0.00	0.00

Execution ports to units layout:

P0: ALU
P1: ALU
P2: ALU
P3: ALU, BRU
P4: ALU, BRU
P5: ALU, BRU
P6 (512 bits): store address, load
P7 (512 bits): store address, load
P8 (512 bits): store address, load
P9 (512 bits): store address, load
P10 (512 bits): VPU, DIV/SQRT
P11 (512 bits): VPU, DIV/SQRT
P12 (512 bits): VPU
P13 (512 bits): VPU
P14 (512 bits): FP store data
P15 (512 bits): FP store data

Cycles executing div or sqrt instructions

Cycles summary

Front-end	23.00
Dispatch	19.75
Overall L1	23.00

Vectorization ratios

INT

all	2%
load	6%
store	0%
mul	0%
add-sub	0%
fma	NA (no fma vectorizable/vectorized instructions)
other	4%

all	0%
load	0%
store	NA (no store vectorizable/vectorized instructions)
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	NA (no other vectorizable/vectorized instructions)

INT+FP

all	2%
load	6%
store	0%
mul	0%
add-sub	0%
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	4%

Vector efficiency ratios

INT

all	11%
load	12%
store	11%
mul	12%
add-sub	11%
fma	NA (no fma vectorizable/vectorized instructions)
other	11%

all	12%
load	12%
store	NA (no store vectorizable/vectorized instructions)
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	NA (no other vectorizable/vectorized instructions)

INT+FP

all	11%
load	12%
store	11%
mul	12%
add-sub	11%
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	11%

Cycles and memory resources usage

Assuming all data fit into the L1 cache, each call to the function takes 23.00 cycles. At this rate:

4% of peak load performance is reached (12.35 out of 256.00 bytes loaded per cycle (GB/s @ 1GHz))
9% of peak store performance is reached (12.70 out of 128.00 bytes stored per cycle (GB/s @ 1GHz))

Front-end bottlenecks

Performance is limited by instruction throughput (loading/decoding program instructions to execution core) (front-end is a bottleneck). By removing all these bottlenecks, you can lower the cost of an iteration from 23.00 to 19.75 cycles (1.16x speedup).

ASM code

In the binary file, the address of the function is: 4270d0

Instruction	Nb FU	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P11	P12	Latency	Recip. throughput	Vectorization
PUSH %RBP	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
MOV %RSP,%RBP	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
PUSH %R15	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R14	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R13	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R12	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %RBX	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
SUB $0x178,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
MOV %R9,-0x88(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV %R8,-0x80(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV %RCX,%R12	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV 0xa0(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
MOV %RAX,-0x160(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x98(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
MOV %RAX,-0x158(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x90(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
MOV %RAX,-0x150(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x88(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
MOV %RAX,-0x148(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x80(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
MOV %RAX,-0x140(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x78(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
MOV %RAX,-0x138(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x50(%RBP),%EBX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (6.3%)
MOV 0x48(%RBP),%EAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
SUB %EBX,%EAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
INC %EAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV 0x70(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (12.5%)
MOV %RCX,-0x130(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x68(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (12.5%)
MOV %RCX,-0x128(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x60(%RBP),%R15	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
MOV 0x58(%RBP),%R14	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
MOV 0x40(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (12.5%)
MOV %RCX,-0x120(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x38(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (12.5%)
MOV %RCX,-0x78(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x30(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (12.5%)
MOV %RCX,-0x70(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x28(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (12.5%)
MOV %RCX,-0x68(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x20(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (12.5%)
MOV %RCX,-0x60(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x18(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (12.5%)
MOV %RCX,-0x58(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x10(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (12.5%)
MOV %RCX,-0x50(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOVL $0,-0x48(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (6.3%)
JS 42721f <flux_calc_kernel_module_mp_flux_calc_kernel_.DIR.OMP.PARALLEL.2+0x14f>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	1	0.50-1	N/A
MOV %RDX,%R13	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
MOV %RDI,-0xa8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV (%RDI),%ESI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (6.3%)
MOVL $0,-0x30(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (6.3%)
MOV %EAX,-0x2c(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (6.3%)
MOVL $0x1,-0x44(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (6.3%)
SUB $0x8,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
LEA -0x44(%RBP),%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.25	N/A
LEA -0x48(%RBP),%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.25	N/A
LEA -0x30(%RBP),%R8	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.25	N/A
LEA -0x2c(%RBP),%R9	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.25	N/A
MOV $0x538910,%EDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %ESI,-0x34(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (6.3%)
MOV $0x22,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
PUSH $0x1	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH $0x1	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %RAX	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CALL 404670 <__kmpc_for_static_init_4@plt>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0.50	N/A
ADD $0x20,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
MOV -0x30(%RBP),%EAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
MOV -0x2c(%RBP),%ECX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (6.3%)
SUB %EAX,%ECX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (6.3%)
MOV %ECX,-0x40(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (6.3%)
JAE 42723c <flux_calc_kernel_module_mp_flux_calc_kernel_.DIR.OMP.PARALLEL.2+0x16c>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	1	0.50-1	N/A
MOV $0x538930,%EDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV -0x34(%RBP),%ESI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (6.3%)
VZEROUPPER	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	vect (25.0%)
CALL 404230 <__kmpc_for_static_fini@plt>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0.50	N/A
MOV -0xa8(%RBP),%RDI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
MOV (%RDI),%ESI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (6.3%)
MOV $0x538950,%EDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
ADD $0x178,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
POP %RBX	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R12	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R13	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R14	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R15	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %RBP	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
JMP 404740 <__kmpc_barrier@plt>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	1	N/A
MOV %RAX,%RDI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
SAL $0x20,%R12	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	N/A
MOV $-0x200000000,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
LEA (%R12,%RAX,1),%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.25	N/A
MOV %RCX,%RDX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
SAR $0x20,%RDX	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	N/A
MOV %RDX,-0x110(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
SAL $0x20,%R13	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	scal (12.5%)
ADD %R13,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %RAX,%R8	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
SAR $0x20,%R8	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	scal (12.5%)
ADD %EBX,%EDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOVSXD (%R15),%R9	1	0.17	0.17	0.17	0.17	0.17	0.17	0.25	0.25	0.25	0.25	0	0	1	0.25	N/A
MOV (%R14),%EDX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
SUB %R9D,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
LEA 0x1(%RDX),%ESI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.25	N/A
MOV %ESI,-0x3c(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (6.3%)
ADD $0x2,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
CMP $0x2,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (6.3%)
MOV $0x1,%EBX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (6.3%)
CMOVGE %EDX,%EBX	2	0.33	0.33	0.33	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	scal (6.3%)
MOV %EBX,%R10D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (6.3%)
AND $0x7ffffffc,%R10D	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (6.3%)
TEST %RCX,%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
MOV $-0x1,%RDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
CMOVNS %RCX,%RDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
TEST %RDX,%RDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
MOV $0x1,%R14D	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
CMOVG %R14,%RDX	2	0.33	0.33	0.33	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	N/A
MOV $0x200000000,%R15	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %R15,%RSI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
SUB %R12,%RSI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
MOV %RBX,-0x100(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
VPBROADCASTQ %RBX,%YMM0	2	0	0	0	0	0	0	0	0	0	0	0.50	0.50	1	1	scal (12.5%)
CMP %RSI,%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
CMOVG %RCX,%RSI	2	0.33	0.33	0.33	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	scal (12.5%)
MOV %R9,-0x108(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
LEA (,%R9,8),%R9	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.25	N/A
SHR $0x20,%RSI	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	scal (12.5%)
IMUL %RDX,%RSI	1	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	3	0.33	scal (12.5%)
MOV $-0x1,%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (6.3%)
SAL $0x3,%RSI	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	scal (12.5%)
SUB %RSI,%R9	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV -0x50(%RBP),%RDX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
ADD %R9,%RDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
ADD $0x8,%RDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %RDX,-0xe0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
TEST %RAX,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
CMOVNS %RAX,%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
TEST %RCX,%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
CMOVG %R14,%RCX	2	0.33	0.33	0.33	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	scal (12.5%)
SUB %R13,%R15	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
CMP %R15,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
CMOVG %RAX,%R15	2	0.33	0.33	0.33	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	N/A
SHR $0x20,%R15	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	N/A
IMUL %RCX,%R15	1	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	3	0.33	N/A
NEG %R15	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %R15,-0xf0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV -0x60(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
ADD %R9,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
ADD $0x8,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %RAX,-0xd8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV -0x80(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
ADD %R9,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %RAX,-0xd0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV -0x70(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
ADD %R9,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %RAX,-0xc8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV %R8,-0x90(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
SUB %R8,%R14	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %R14,-0xf8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV -0x88(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
ADD %R9,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %RAX,-0xc0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV -0x58(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
ADD %R9,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %RAX,-0xb8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV -0x68(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
ADD %R9,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %RAX,-0xb0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
ADD -0x78(%RBP),%R9	1	0.17	0.17	0.17	0.17	0.17	0.17	0.25	0.25	0.25	0.25	0	0	1	0.25	N/A
MOV %R9,-0xe8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
VMOVSD 0xcf5e3(%RIP),%XMM1	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	1	0.50	scal (12.5%)
VMOVDQA 0xcfbc3(%RIP),%YMM2	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.50	vect (50.0%)
XOR %R13D,%R13D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.25	scal (6.3%)
MOV %RDI,-0x118(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV %EDI,%R9D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
JMP 427567 <flux_calc_kernel_module_mp_flux_calc_kernel_.DIR.OMP.PARALLEL.2+0x497>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	1	N/A
NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
XCHG %AX,%AX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A

The code analyzed by CQA in that panel excludes loops and represents 0.00% of application time for run icx_0

Source file and lines	flux_calc_kernel.f90:49-63
Module	exec

gain
potential
hint
expert

Code clean check

Workaround

Try to reorganize arrays of structures to structures of arrays
Consider to permute loops (see vectorization gain report)
To reference allocatable arrays, use "allocatable" instead of "pointer" pointers or qualify them with the "contiguous" attribute (Fortran 2008)
For structures, limit to one indirection. For example, use a_b%c instead of a%b%c with a_b set to a%b before this function

Vectorization

Your function is probably not vectorized. Only 11% of vector register length is used (average across all SSE/AVX instructions).

Details

Store and arithmetical SSE/AVX instructions are used in scalar version (process only one data element in vector registers).

Workaround

Read the "512-bits vectorization" report at "Potential" confidence level.

Execution units bottlenecks

Found no such bottlenecks but see expert reports for more complex bottlenecks.

512-bits vectorization

Workaround

Recompile with -qopt-zmm-usage=high

CALL instructions

Detected function call instructions.

Details

__kmpc_for_static_fini@plt: 1 occurrences►
- /home/eoseret/qaas_runs_ZEN5/174-049-0948/intel/CloverLeaf1.3-FC/build/CloverLeaf1.3-FC/CloverLeaf_ref/kernels/flux_calc_kernel.f90:63
__kmpc_for_static_init_4@plt: 1 occurrences►
- /home/eoseret/qaas_runs_ZEN5/174-049-0948/intel/CloverLeaf1.3-FC/build/CloverLeaf1.3-FC/CloverLeaf_ref/kernels/flux_calc_kernel.f90:55

Complex instructions

Detected COMPLEX INSTRUCTIONS.

Details

These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.

CMOVG: 4 occurrences►
- /home/eoseret/qaas_runs_ZEN5/174-049-0948/intel/CloverLeaf1.3-FC/build/CloverLeaf1.3-FC/CloverLeaf_ref/kernels/flux_calc_kernel.f90:54
- /home/eoseret/qaas_runs_ZEN5/174-049-0948/intel/CloverLeaf1.3-FC/build/CloverLeaf1.3-FC/CloverLeaf_ref/kernels/flux_calc_kernel.f90:56
- /home/eoseret/qaas_runs_ZEN5/174-049-0948/intel/CloverLeaf1.3-FC/build/CloverLeaf1.3-FC/CloverLeaf_ref/kernels/flux_calc_kernel.f90:56
- /home/eoseret/qaas_runs_ZEN5/174-049-0948/intel/CloverLeaf1.3-FC/build/CloverLeaf1.3-FC/CloverLeaf_ref/kernels/flux_calc_kernel.f90:56
CMOVGE: 1 occurrences►
- /home/eoseret/qaas_runs_ZEN5/174-049-0948/intel/CloverLeaf1.3-FC/build/CloverLeaf1.3-FC/CloverLeaf_ref/kernels/flux_calc_kernel.f90:56
VPBROADCASTQ: 1 occurrences►
- /home/eoseret/qaas_runs_ZEN5/174-049-0948/intel/CloverLeaf1.3-FC/build/CloverLeaf1.3-FC/CloverLeaf_ref/kernels/flux_calc_kernel.f90:56

Type of elements and instruction set

No instructions are processing arithmetic or math operations on FP elements. This function is probably writing/copying data or processing integer elements.

Matching between your function (in the source code) and the binary function

The binary function does not contain any FP arithmetical operations. The binary function is loading 284 bytes. The binary function is storing 292 bytes.

General properties

nb instructions	178
nb uops	184
loop length	770
used x86 registers	15
used mmx registers	0
used xmm registers	1
used ymm registers	2
used zmm registers	0
nb stack references	59

Front-end

MACRO FUSION NOT POSSIBLE FIT IN UOP CACHE

micro-operation queue	23.00 cycles
front end	23.00 cycles

Back-end

	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15
uops	13.17	13.17	13.17	13.17	13.17	13.17	19.75	19.75	19.75	19.75	0.00	0.50	0.50	0.00	0.00	0.00
cycles	13.17	13.17	13.17	13.17	13.17	13.17	19.75	19.75	19.75	19.75	0.00	0.50	0.50	0.00	0.00	0.00

Execution ports to units layout:

P0: ALU
P1: ALU
P2: ALU
P3: ALU, BRU
P4: ALU, BRU
P5: ALU, BRU
P6 (512 bits): store address, load
P7 (512 bits): store address, load
P8 (512 bits): store address, load
P9 (512 bits): store address, load
P10 (512 bits): VPU, DIV/SQRT
P11 (512 bits): VPU, DIV/SQRT
P12 (512 bits): VPU
P13 (512 bits): VPU
P14 (512 bits): FP store data
P15 (512 bits): FP store data

Cycles executing div or sqrt instructions

Cycles summary

Front-end	23.00
Dispatch	19.75
Overall L1	23.00

Vectorization ratios

INT

all	2%
load	6%
store	0%
mul	0%
add-sub	0%
fma	NA (no fma vectorizable/vectorized instructions)
other	4%

all	0%
load	0%
store	NA (no store vectorizable/vectorized instructions)
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	NA (no other vectorizable/vectorized instructions)

INT+FP

all	2%
load	6%
store	0%
mul	0%
add-sub	0%
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	4%

Vector efficiency ratios

INT

all	11%
load	12%
store	11%
mul	12%
add-sub	11%
fma	NA (no fma vectorizable/vectorized instructions)
other	11%

all	12%
load	12%
store	NA (no store vectorizable/vectorized instructions)
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	NA (no other vectorizable/vectorized instructions)

INT+FP

all	11%
load	12%
store	11%
mul	12%
add-sub	11%
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	11%

Cycles and memory resources usage

Assuming all data fit into the L1 cache, each call to the function takes 23.00 cycles. At this rate:

4% of peak load performance is reached (12.35 out of 256.00 bytes loaded per cycle (GB/s @ 1GHz))
9% of peak store performance is reached (12.70 out of 128.00 bytes stored per cycle (GB/s @ 1GHz))

Front-end bottlenecks

ASM code

In the binary file, the address of the function is: 4270d0

Instruction	Nb FU	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P11	P12	Latency	Recip. throughput	Vectorization
PUSH %RBP	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
MOV %RSP,%RBP	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
PUSH %R15	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R14	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R13	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R12	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %RBX	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
SUB $0x178,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
MOV %R9,-0x88(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV %R8,-0x80(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV %RCX,%R12	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV 0xa0(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
MOV %RAX,-0x160(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x98(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
MOV %RAX,-0x158(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x90(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
MOV %RAX,-0x150(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x88(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
MOV %RAX,-0x148(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x80(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
MOV %RAX,-0x140(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x78(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
MOV %RAX,-0x138(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x50(%RBP),%EBX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (6.3%)
MOV 0x48(%RBP),%EAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
SUB %EBX,%EAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
INC %EAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV 0x70(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (12.5%)
MOV %RCX,-0x130(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x68(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (12.5%)
MOV %RCX,-0x128(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x60(%RBP),%R15	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
MOV 0x58(%RBP),%R14	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
MOV 0x40(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (12.5%)
MOV %RCX,-0x120(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x38(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (12.5%)
MOV %RCX,-0x78(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x30(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (12.5%)
MOV %RCX,-0x70(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x28(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (12.5%)
MOV %RCX,-0x68(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x20(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (12.5%)
MOV %RCX,-0x60(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x18(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (12.5%)
MOV %RCX,-0x58(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV 0x10(%RBP),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (12.5%)
MOV %RCX,-0x50(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOVL $0,-0x48(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (6.3%)
JS 42721f <flux_calc_kernel_module_mp_flux_calc_kernel_.DIR.OMP.PARALLEL.2+0x14f>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	1	0.50-1	N/A
MOV %RDX,%R13	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
MOV %RDI,-0xa8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV (%RDI),%ESI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (6.3%)
MOVL $0,-0x30(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (6.3%)
MOV %EAX,-0x2c(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (6.3%)
MOVL $0x1,-0x44(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (6.3%)
SUB $0x8,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
LEA -0x44(%RBP),%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.25	N/A
LEA -0x48(%RBP),%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.25	N/A
LEA -0x30(%RBP),%R8	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.25	N/A
LEA -0x2c(%RBP),%R9	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.25	N/A
MOV $0x538910,%EDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %ESI,-0x34(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (6.3%)
MOV $0x22,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
PUSH $0x1	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH $0x1	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %RAX	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CALL 404670 <__kmpc_for_static_init_4@plt>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0.50	N/A
ADD $0x20,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
MOV -0x30(%RBP),%EAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
MOV -0x2c(%RBP),%ECX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (6.3%)
SUB %EAX,%ECX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (6.3%)
MOV %ECX,-0x40(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (6.3%)
JAE 42723c <flux_calc_kernel_module_mp_flux_calc_kernel_.DIR.OMP.PARALLEL.2+0x16c>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	1	0.50-1	N/A
MOV $0x538930,%EDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV -0x34(%RBP),%ESI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (6.3%)
VZEROUPPER	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	vect (25.0%)
CALL 404230 <__kmpc_for_static_fini@plt>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0.50	N/A
MOV -0xa8(%RBP),%RDI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
MOV (%RDI),%ESI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	scal (6.3%)
MOV $0x538950,%EDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
ADD $0x178,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
POP %RBX	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R12	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R13	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R14	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R15	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %RBP	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
JMP 404740 <__kmpc_barrier@plt>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	1	N/A
MOV %RAX,%RDI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
SAL $0x20,%R12	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	N/A
MOV $-0x200000000,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
LEA (%R12,%RAX,1),%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.25	N/A
MOV %RCX,%RDX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
SAR $0x20,%RDX	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	N/A
MOV %RDX,-0x110(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
SAL $0x20,%R13	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	scal (12.5%)
ADD %R13,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %RAX,%R8	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
SAR $0x20,%R8	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	scal (12.5%)
ADD %EBX,%EDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOVSXD (%R15),%R9	1	0.17	0.17	0.17	0.17	0.17	0.17	0.25	0.25	0.25	0.25	0	0	1	0.25	N/A
MOV (%R14),%EDX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
SUB %R9D,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
LEA 0x1(%RDX),%ESI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.25	N/A
MOV %ESI,-0x3c(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (6.3%)
ADD $0x2,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
CMP $0x2,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (6.3%)
MOV $0x1,%EBX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (6.3%)
CMOVGE %EDX,%EBX	2	0.33	0.33	0.33	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	scal (6.3%)
MOV %EBX,%R10D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (6.3%)
AND $0x7ffffffc,%R10D	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (6.3%)
TEST %RCX,%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
MOV $-0x1,%RDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
CMOVNS %RCX,%RDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
TEST %RDX,%RDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
MOV $0x1,%R14D	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
CMOVG %R14,%RDX	2	0.33	0.33	0.33	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	N/A
MOV $0x200000000,%R15	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %R15,%RSI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
SUB %R12,%RSI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
MOV %RBX,-0x100(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
VPBROADCASTQ %RBX,%YMM0	2	0	0	0	0	0	0	0	0	0	0	0.50	0.50	1	1	scal (12.5%)
CMP %RSI,%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
CMOVG %RCX,%RSI	2	0.33	0.33	0.33	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	scal (12.5%)
MOV %R9,-0x108(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
LEA (,%R9,8),%R9	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.25	N/A
SHR $0x20,%RSI	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	scal (12.5%)
IMUL %RDX,%RSI	1	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	3	0.33	scal (12.5%)
MOV $-0x1,%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (6.3%)
SAL $0x3,%RSI	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	scal (12.5%)
SUB %RSI,%R9	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV -0x50(%RBP),%RDX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
ADD %R9,%RDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
ADD $0x8,%RDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %RDX,-0xe0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
TEST %RAX,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
CMOVNS %RAX,%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
TEST %RCX,%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
CMOVG %R14,%RCX	2	0.33	0.33	0.33	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	scal (12.5%)
SUB %R13,%R15	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
CMP %R15,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	scal (12.5%)
CMOVG %RAX,%R15	2	0.33	0.33	0.33	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	N/A
SHR $0x20,%R15	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	1	0.33	N/A
IMUL %RCX,%R15	1	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	3	0.33	N/A
NEG %R15	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %R15,-0xf0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV -0x60(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
ADD %R9,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
ADD $0x8,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %RAX,-0xd8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV -0x80(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
ADD %R9,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %RAX,-0xd0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV -0x70(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
ADD %R9,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %RAX,-0xc8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV %R8,-0x90(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
SUB %R8,%R14	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %R14,-0xf8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV -0x88(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
ADD %R9,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %RAX,-0xc0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV -0x58(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
ADD %R9,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %RAX,-0xb8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV -0x68(%RBP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.25	N/A
ADD %R9,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	1	0.17	N/A
MOV %RAX,-0xb0(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
ADD -0x78(%RBP),%R9	1	0.17	0.17	0.17	0.17	0.17	0.17	0.25	0.25	0.25	0.25	0	0	1	0.25	N/A
MOV %R9,-0xe8(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
VMOVSD 0xcf5e3(%RIP),%XMM1	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	1	0.50	scal (12.5%)
VMOVDQA 0xcfbc3(%RIP),%YMM2	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	3	0.50	vect (50.0%)
XOR %R13D,%R13D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.25	scal (6.3%)
MOV %RDI,-0x118(%RBP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	4	0.50	scal (12.5%)
MOV %EDI,%R9D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
JMP 427567 <flux_calc_kernel_module_mp_flux_calc_kernel_.DIR.OMP.PARALLEL.2+0x497>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	1	N/A
NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
XCHG %AX,%AX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A

Name	Coverage (%)	Time (s)
▼flux_calc_kernel_module_mp_flux_calc_kernel_.DIR.OMP.PARALLEL.2–	3.98	1.58
▼Loop 185 - flux_calc_kernel.f90:54-60 - exec–	0.00	0.01
○Loop 186 - flux_calc_kernel.f90:56-60 - exec	3.98	1.57

Report Configuration

Code clean check

Workaround

Vectorization

Details

Workaround

Execution units bottlenecks

512-bits vectorization

Workaround

CALL instructions

Details

Complex instructions

Details

Type of elements and instruction set

Matching between your function (in the source code) and the binary function

General properties

Front-end

Back-end

Cycles summary

Vectorization ratios

Vector efficiency ratios

Cycles and memory resources usage

Front-end bottlenecks

ASM code

Code clean check

Workaround

Vectorization

Details

Workaround

Execution units bottlenecks

512-bits vectorization

Workaround

CALL instructions

Details

Complex instructions

Details

Type of elements and instruction set

Matching between your function (in the source code) and the binary function

General properties

Front-end

Back-end

Cycles summary

Vectorization ratios

Vector efficiency ratios

Cycles and memory resources usage

Front-end bottlenecks

ASM code