OV - exec - Function build_field(global_variables&) [clone .extracted.30]

	Function: build_field(global_variables&) [clone .extracted.30]	Module: exec	Source: :0-0	Coverage (incl. loops): 0.01% \| (excl. loops): 0.00%

  ***  This Panel is Intentionally Left Blank.  ***

It is due to a lack of debug symbols in the given object
(loop or function).

0x427670 PUSH	%RBP

0x427671 PUSH	%R15

0x427673 PUSH	%R14

0x427675 PUSH	%R13

0x427677 PUSH	%R12

0x427679 PUSH	%RBX

0x42767a SUB	$0x98,%RSP

0x427681 MOVL	$0,0x4(%RSP)

0x427689 TEST	%R9,%R9

0x42768c JS	427b33

0x427692 MOV	%RCX,%RBX

0x427695 MOV	%RDX,%R14

0x427698 MOV	(%RDI),%EBP

0x42769a MOVQ	$0,0x10(%RSP)

0x4276a3 MOV	%R9,0x8(%RSP)

0x4276a8 MOVQ	$0x1,0x68(%RSP)

0x4276b1 SUB	$0x8,%RSP

0x4276b5 LEA	0x70(%RSP),%RAX

0x4276ba LEA	0xc(%RSP),%RCX

0x4276bf LEA	0x18(%RSP),%R8

0x4276c4 LEA	0x10(%RSP),%R9

0x4276c9 MOV	$0x47cd30,%EDI

0x4276ce MOV	%EBP,%ESI

0x4276d0 MOV	$0x22,%EDX

0x4276d5 PUSH	$0x1

0x4276d7 PUSH	$0x1

0x4276d9 PUSH	%RAX

0x4276da CALL	4031e0 <__kmpc_for_static_init_8@plt>

0x4276df ADD	$0x20,%RSP

0x4276e3 MOV	0x10(%RSP),%RSI

0x4276e8 MOV	0x8(%RSP),%RDI

0x4276ed MOV	%RDI,%RAX

0x4276f0 SUB	%RSI,%RAX

0x4276f3 JB	427b16

0x4276f9 MOV	0x138(%R14),%R8

0x427700 MOV	0x148(%R14),%R9

0x427707 MOV	0x160(%R14),%R10

0x42770e MOV	0x150(%R14),%R11

0x427715 MOV	0x2d0(%R14),%R15

0x42771c MOV	0x2c0(%R14),%R14

0x427723 INC	%RAX

0x427726 MOV	%RAX,%RCX

0x427729 AND	$-0x4,%RCX

0x42772d JE	427b45

0x427733 MOV	%RAX,0x20(%RSP)

0x427738 MOV	%RDI,0x58(%RSP)

0x42773d MOV	%EBP,(%RSP)

0x427740 MOV	%RCX,0x18(%RSP)

0x427745 LEA	-0x1(%RCX),%RAX

0x427749 MOV	%RAX,0x60(%RSP)

0x42774e MOVQ	%RBX,%XMM0

0x427753 PSHUFD	$0x44,%XMM0,%XMM8

0x427759 MOV	%R8,0x50(%RSP)

0x42775e MOVQ	%R8,%XMM0

0x427763 PSHUFD	$0x44,%XMM0,%XMM12

0x427769 MOV	%R9,0x48(%RSP)

0x42776e MOVQ	%R9,%XMM0

0x427773 PSHUFD	$0x44,%XMM0,%XMM0

0x427778 MOVDQA	%XMM0,0x80(%RSP)

0x427781 MOV	%R11,0x38(%RSP)

0x427786 MOVQ	%R11,%XMM0

0x42778b PSHUFD	$0x44,%XMM0,%XMM14

0x427791 MOV	%R10,0x40(%RSP)

0x427796 MOVQ	%R10,%XMM0

0x42779b PSHUFD	$0x44,%XMM0,%XMM0

0x4277a0 MOVDQA	%XMM0,0x70(%RSP)

0x4277a6 MOV	%R14,0x28(%RSP)

0x4277ab MOVQ	%R14,%XMM0

0x4277b0 PSHUFD	$0x44,%XMM0,%XMM13

0x4277b6 MOV	%R15,0x30(%RSP)

0x4277bb MOVQ	%R15,%XMM0

0x4277c0 PSHUFD	$0x44,%XMM0,%XMM15

0x4277c6 XOR	%R15D,%R15D

0x4277c9 NOPL	(%RAX)

(200) 0x4277d0 LEA	(%RSI,%R15,1),%RAX

(200) 0x4277d4 MOVQ	%RAX,%XMM0

(200) 0x4277d9 PSHUFD	$0x44,%XMM0,%XMM10

(200) 0x4277df MOVDQA	%XMM10,%XMM9

(200) 0x4277e4 PADDQ	0x43d63(%RIP),%XMM9

(200) 0x4277ed PADDQ	0x43c1a(%RIP),%XMM10

(200) 0x4277f6 MOVDQA	%XMM10,%XMM0

(200) 0x4277fb MOVDQA	%XMM8,%XMM1

(200) 0x427800 MOV	$0x458f00,%RDI

(200) 0x427807 CALL	%RDI

(200) 0x427809 MOVDQA	%XMM0,%XMM11

(200) 0x42780e MOVDQA	%XMM9,%XMM0

(200) 0x427813 MOVDQA	%XMM8,%XMM1

(200) 0x427818 CALL	%RDI

(200) 0x42781a MOVDQA	%XMM8,%XMM1

(200) 0x42781f PSRLQ	$0x20,%XMM1

(200) 0x427824 PMULUDQ	%XMM11,%XMM1

(200) 0x427829 MOVDQA	%XMM11,%XMM2

(200) 0x42782e PSRLQ	$0x20,%XMM2

(200) 0x427833 PMULUDQ	%XMM8,%XMM2

(200) 0x427838 PADDQ	%XMM1,%XMM2

(200) 0x42783c PSLLQ	$0x20,%XMM2

(200) 0x427841 MOVDQA	%XMM11,%XMM1

(200) 0x427846 PMULUDQ	%XMM8,%XMM1

(200) 0x42784b PADDQ	%XMM2,%XMM1

(200) 0x42784f MOVDQA	%XMM8,%XMM2

(200) 0x427854 PSRLQ	$0x20,%XMM2

(200) 0x427859 PMULUDQ	%XMM0,%XMM2

(200) 0x42785d MOVDQA	%XMM0,%XMM3

(200) 0x427861 PSRLQ	$0x20,%XMM3

(200) 0x427866 PMULUDQ	%XMM8,%XMM3

(200) 0x42786b PADDQ	%XMM2,%XMM3

(200) 0x42786f PSLLQ	$0x20,%XMM3

(200) 0x427874 MOVDQA	%XMM0,%XMM2

(200) 0x427878 PMULUDQ	%XMM8,%XMM2

(200) 0x42787d PADDQ	%XMM3,%XMM2

(200) 0x427881 PSUBQ	%XMM2,%XMM9

(200) 0x427886 PSUBQ	%XMM1,%XMM10

(200) 0x42788b PSHUFD	$-0x18,%XMM11,%XMM1

(200) 0x427891 PSLLQ	$0x20,%XMM11

(200) 0x427897 PSRAD	$0x1f,%XMM11

(200) 0x42789d PSHUFD	$-0x13,%XMM11,%XMM2

(200) 0x4278a3 PUNPCKLDQ	%XMM2,%XMM1

(200) 0x4278a7 PSHUFD	$-0x18,%XMM0,%XMM2

(200) 0x4278ac PSLLQ	$0x20,%XMM0

(200) 0x4278b1 PSRAD	$0x1f,%XMM0

(200) 0x4278b6 PSHUFD	$-0x13,%XMM0,%XMM3

(200) 0x4278bb PUNPCKLDQ	%XMM3,%XMM2

(200) 0x4278bf MOVDQA	%XMM12,%XMM3

(200) 0x4278c4 PSRLQ	$0x20,%XMM3

(200) 0x4278c9 MOVDQA	%XMM3,%XMM4

(200) 0x4278cd PMULUDQ	%XMM2,%XMM4

(200) 0x4278d1 PSRLQ	$0x20,%XMM0

(200) 0x4278d6 MOVDQA	%XMM12,%XMM5

(200) 0x4278db PMULUDQ	%XMM0,%XMM5

(200) 0x4278df PADDQ	%XMM4,%XMM5

(200) 0x4278e3 PMULUDQ	%XMM1,%XMM3

(200) 0x4278e7 PSRLQ	$0x20,%XMM11

(200) 0x4278ed MOVDQA	%XMM12,%XMM4

(200) 0x4278f2 PMULUDQ	%XMM11,%XMM4

(200) 0x4278f7 PADDQ	%XMM3,%XMM4

(200) 0x4278fb MOVDQA	%XMM12,%XMM3

(200) 0x427900 PMULUDQ	%XMM1,%XMM3

(200) 0x427904 PSLLQ	$0x20,%XMM4

(200) 0x427909 PADDQ	%XMM10,%XMM3

(200) 0x42790e PADDQ	%XMM4,%XMM3

(200) 0x427912 MOVDQA	%XMM12,%XMM4

(200) 0x427917 PMULUDQ	%XMM2,%XMM4

(200) 0x42791b PSLLQ	$0x20,%XMM5

(200) 0x427920 PADDQ	%XMM9,%XMM4

(200) 0x427925 PADDQ	%XMM5,%XMM4

(200) 0x427929 PSLLQ	$0x3,%XMM4

(200) 0x42792e MOVDQA	0x80(%RSP),%XMM5

(200) 0x427937 PADDQ	%XMM5,%XMM4

(200) 0x42793b PSLLQ	$0x3,%XMM3

(200) 0x427940 PADDQ	%XMM5,%XMM3

(200) 0x427944 MOVQ	%XMM3,%RAX

(200) 0x427949 PSHUFD	$-0x12,%XMM3,%XMM3

(200) 0x42794e MOVQ	%XMM3,%RCX

(200) 0x427953 MOVQ	%XMM4,%RDX

(200) 0x427958 PSHUFD	$-0x12,%XMM4,%XMM3

(200) 0x42795d MOVQ	%XMM3,%R8

(200) 0x427962 MOVDQA	%XMM14,%XMM3

(200) 0x427967 PSRLQ	$0x20,%XMM3

(200) 0x42796c MOVDQA	%XMM3,%XMM4

(200) 0x427970 PMULUDQ	%XMM2,%XMM4

(200) 0x427974 MOVDQA	%XMM14,%XMM5

(200) 0x427979 PMULUDQ	%XMM0,%XMM5

(200) 0x42797d PADDQ	%XMM4,%XMM5

(200) 0x427981 PMULUDQ	%XMM1,%XMM3

(200) 0x427985 MOVDQA	%XMM14,%XMM4

(200) 0x42798a PMULUDQ	%XMM11,%XMM4

(200) 0x42798f PADDQ	%XMM3,%XMM4

(200) 0x427993 MOVDQA	%XMM14,%XMM3

(200) 0x427998 PMULUDQ	%XMM1,%XMM3

(200) 0x42799c PSLLQ	$0x20,%XMM4

(200) 0x4279a1 PADDQ	%XMM10,%XMM3

(200) 0x4279a6 PADDQ	%XMM4,%XMM3

(200) 0x4279aa MOVDQA	%XMM14,%XMM4

(200) 0x4279af PMULUDQ	%XMM2,%XMM4

(200) 0x4279b3 PSLLQ	$0x20,%XMM5

(200) 0x4279b8 PADDQ	%XMM9,%XMM4

(200) 0x4279bd PADDQ	%XMM5,%XMM4

(200) 0x4279c1 PSLLQ	$0x3,%XMM4

(200) 0x4279c6 MOVDQA	0x70(%RSP),%XMM5

(200) 0x4279cc PADDQ	%XMM5,%XMM4

(200) 0x4279d0 PSLLQ	$0x3,%XMM3

(200) 0x4279d5 PADDQ	%XMM5,%XMM3

(200) 0x4279d9 MOVQ	%XMM3,%R9

(200) 0x4279de PSHUFD	$-0x12,%XMM3,%XMM3

(200) 0x4279e3 MOVQ	%XMM3,%R10

(200) 0x4279e8 MOVQ	%XMM4,%R11

(200) 0x4279ed PSHUFD	$-0x12,%XMM4,%XMM3

(200) 0x4279f2 MOVQ	%XMM3,%R14

(200) 0x4279f7 MOVDQA	%XMM13,%XMM3

(200) 0x4279fc PMULUDQ	%XMM2,%XMM3

(200) 0x427a00 MOVDQA	%XMM13,%XMM4

(200) 0x427a05 PSRLQ	$0x20,%XMM4

(200) 0x427a0a PMULUDQ	%XMM4,%XMM2

(200) 0x427a0e PMULUDQ	%XMM13,%XMM0

(200) 0x427a13 PADDQ	%XMM2,%XMM0

(200) 0x427a17 MOVDQA	%XMM13,%XMM2

(200) 0x427a1c PMULUDQ	%XMM1,%XMM2

(200) 0x427a20 PMULUDQ	%XMM1,%XMM4

(200) 0x427a24 PMULUDQ	%XMM13,%XMM11

(200) 0x427a29 PADDQ	%XMM4,%XMM11

(200) 0x427a2e PADDQ	%XMM10,%XMM2

(200) 0x427a33 PSLLQ	$0x20,%XMM11

(200) 0x427a39 PADDQ	%XMM11,%XMM2

(200) 0x427a3e PADDQ	%XMM9,%XMM3

(200) 0x427a43 PSLLQ	$0x20,%XMM0

(200) 0x427a48 PADDQ	%XMM0,%XMM3

(200) 0x427a4c PSLLQ	$0x3,%XMM2

(200) 0x427a51 PADDQ	%XMM15,%XMM2

(200) 0x427a56 MOVQ	%XMM2,%RBP

(200) 0x427a5b PSHUFD	$-0x12,%XMM2,%XMM0

(200) 0x427a60 MOVQ	%XMM0,%R13

(200) 0x427a65 PSLLQ	$0x3,%XMM3

(200) 0x427a6a PADDQ	%XMM15,%XMM3

(200) 0x427a6f MOVQ	%XMM3,%RDI

(200) 0x427a74 PSHUFD	$-0x12,%XMM3,%XMM0

(200) 0x427a79 MOVQ	%XMM0,%R12

(200) 0x427a7e MOVQ	$0,(%RAX)

(200) 0x427a85 MOVQ	$0,(%RCX)

(200) 0x427a8c MOVQ	$0,(%RDX)

(200) 0x427a93 MOVQ	$0,(%R8)

(200) 0x427a9a MOVQ	$0,(%R9)

(200) 0x427aa1 MOVQ	$0,(%R10)

(200) 0x427aa8 MOVQ	$0,(%R11)

(200) 0x427aaf MOVQ	$0,(%R14)

(200) 0x427ab6 MOVQ	$0,(%RBP)

(200) 0x427abe MOVQ	$0,(%R13)

(200) 0x427ac6 MOVQ	$0,(%RDI)

(200) 0x427acd MOVQ	$0,(%R12)

(200) 0x427ad5 ADD	$0x4,%R15

(200) 0x427ad9 CMP	0x60(%RSP),%R15

(200) 0x427ade JBE	4277d0

0x427ae4 MOV	0x18(%RSP),%RAX

0x427ae9 CMP	%RAX,0x20(%RSP)

0x427aee MOV	(%RSP),%EBP

0x427af1 MOV	0x58(%RSP),%RDI

0x427af6 MOV	0x50(%RSP),%R8

0x427afb MOV	0x48(%RSP),%R9

0x427b00 MOV	0x40(%RSP),%R10

0x427b05 MOV	0x38(%RSP),%R11

0x427b0a MOV	0x30(%RSP),%R15

0x427b0f MOV	0x28(%RSP),%R14

0x427b14 JNE	427b47

0x427b16 MOV	$0x47cd50,%EDI

0x427b1b MOV	%EBP,%ESI

0x427b1d ADD	$0x98,%RSP

0x427b24 POP	%RBX

0x427b25 POP	%R12

0x427b27 POP	%R13

0x427b29 POP	%R14

0x427b2b POP	%R15

0x427b2d POP	%RBP

0x427b2e JMP	403050

0x427b33 ADD	$0x98,%RSP

0x427b3a POP	%RBX

0x427b3b POP	%R12

0x427b3d POP	%R13

0x427b3f POP	%R14

0x427b41 POP	%R15

0x427b43 POP	%RBP

0x427b44 RET

0x427b45 XOR	%EAX,%EAX

0x427b47 INC	%RDI

0x427b4a ADD	%RAX,%RSI

0x427b4d JMP	427b99

0x427b4f NOP

(199) 0x427b50 MOV	%RSI,%RAX

(199) 0x427b53 CQTO

(199) 0x427b55 IDIV	%RBX

(199) 0x427b58 CLTQ

(199) 0x427b5a MOV	%R8,%RCX

(199) 0x427b5d IMUL	%RAX,%RCX

(199) 0x427b61 ADD	%RDX,%RCX

(199) 0x427b64 MOVQ	$0,(%R9,%RCX,8)

(199) 0x427b6c MOV	%R11,%RCX

(199) 0x427b6f IMUL	%RAX,%RCX

(199) 0x427b73 ADD	%RDX,%RCX

(199) 0x427b76 MOVQ	$0,(%R10,%RCX,8)

(199) 0x427b7e IMUL	%R14,%RAX

(199) 0x427b82 ADD	%RDX,%RAX

(199) 0x427b85 MOVQ	$0,(%R15,%RAX,8)

(199) 0x427b8d INC	%RSI

(199) 0x427b90 CMP	%RSI,%RDI

(199) 0x427b93 JE	427b16

(199) 0x427b99 MOV	%RSI,%RAX

(199) 0x427b9c OR	%RBX,%RAX

(199) 0x427b9f SHR	$0x20,%RAX

(199) 0x427ba3 JNE	427b50

(199) 0x427ba5 MOV	%ESI,%EAX

(199) 0x427ba7 XOR	%EDX,%EDX

(199) 0x427ba9 DIV	%EBX

(199) 0x427bab JMP	427b58

0x427bad NOPL	(%RAX)

Coverage (%)	Name	Module
►96.30+	__kmp_invoke_microtask	libiomp5.so
○	__kmp_invoke_task_func	libiomp5.so
○	__kmp_launch_thread	libiomp5.so
○	_INTERNALea951ae6::__kmp_launc[...]	libiomp5.so
○	start_thread	libc.so.6
○	__GI___clone3	libc.so.6
►3.70+	__kmp_invoke_microtask	libiomp5.so
○	__kmp_invoke_task_func	libiomp5.so
○	__kmp_fork_call	libiomp5.so
○	__kmpc_fork_call	libiomp5.so
○	build_field(global_variables&)	exec
○	start(parallel_&, global_confi[...]	exec
○	initialise(parallel_&, std::ve[...]	exec
○	main	exec
○	__libc_start_call_main	libc.so.6
○	__libc_start_main	libc.so.6
○	_start	exec

min	med	avg	max

Percentile Index	10	20	30	40	50	60	70	80	90	100
Value

min	med	avg	max

Percentile Index	10	20	30	40	50	60	70	80	90	100
Value

Path /

Average path: Display a virtual path defined by average values of all real paths

The code analyzed by CQA in that panel excludes loops and represents 0.00% of application time for run icx_0

Source file and lines
Module	exec

Warnings:
Ignoring paths for analysis

gain
potential
hint
expert

Code clean check

Detected a slowdown caused by scalar integer instructions (typically used for address computation). By removing them, you can lower the cost of an iteration from 14.25 to 4.38 cycles (3.26x speedup).

Workaround

Try to reorganize arrays of structures to structures of arrays
Consider to permute loops (see vectorization gain report)

Vectorization

Your function is not vectorized. Only 13% of vector register length is used (average across all SSE/AVX instructions). By fully vectorizing your function, you can lower the cost of an iteration from 14.25 to 1.30 cycles (10.97x speedup).

Details

18% of SSE/AVX instructions are used in vector version (process two or more data elements in vector registers):

0% of SSE/AVX loads are used in vector version.
11% of SSE/AVX stores are used in vector version.
36% of SSE/AVX instructions that are not load, store, addition, subtraction nor multiply instructions are used in vector version.

Since your execution units are vector units, only a fully vectorized function can use their full power.

Workaround

Try another compiler or update/tune your current one
Make array accesses unit-stride:
- If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA)

Execution units bottlenecks

Found no such bottlenecks but see expert reports for more complex bottlenecks.

No data for this section

CALL instructions

Detected function call instructions.

Details

Calling (and then returning from) a function prevents many compiler optimizations (like vectorization), breaks control flow (which reduces pipeline performance) and executes extra instructions to save/restore the registers used inside it, which is very expensive (dozens of cycles). Consider to inline small functions.

__kmpc_for_static_init_8@plt: 1 occurrences►

Complex instructions

Detected COMPLEX INSTRUCTIONS.

Details

These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.

MOVQ: 7 occurrences►

Type of elements and instruction set

No instructions are processing arithmetic or math operations on FP elements. This function is probably writing/copying data or processing integer elements.

Matching between your function (in the source code) and the binary function

The binary function does not contain any FP arithmetical operations. The binary function is loading 144 bytes. The binary function is storing 144 bytes.

General properties

nb instructions	109
nb uops	114
loop length	463
used x86 registers	16
used mmx registers	0
used xmm registers	6
used ymm registers	0
used zmm registers	0
nb stack references	18

Front-end

MACRO FUSION NOT POSSIBLE FIT IN UOP CACHE

micro-operation queue	14.25 cycles
front end	14.25 cycles

Back-end

	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15
uops	4.67	4.67	4.67	4.67	4.67	4.67	9.25	9.25	9.25	9.25	3.50	3.50	3.50	3.50	1.00	1.00
cycles	4.67	4.67	4.67	4.67	4.67	4.67	9.25	9.25	9.25	9.25	3.50	3.50	3.50	3.50	1.00	1.00

Execution ports to units layout:

P0: ALU
P1: ALU
P2: ALU
P3: ALU, BRU
P4: ALU, BRU
P5: ALU, BRU
P6 (512 bits): store address, load
P7 (512 bits): store address, load
P8 (512 bits): store address, load
P9 (512 bits): store address, load
P10 (512 bits): VPU, DIV/SQRT
P11 (512 bits): VPU, DIV/SQRT
P12 (512 bits): VPU
P13 (512 bits): VPU
P14 (512 bits): FP store data
P15 (512 bits): FP store data

Cycles executing div or sqrt instructions

Cycles summary

Front-end	14.25
Dispatch	9.25
Overall L1	14.25

Vectorization ratios

all	18%
load	0%
store	11%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	36%

Vector efficiency ratios

all	13%
load	11%
store	12%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	16%

Cycles and memory resources usage

Assuming all data fit into the L1 cache, each call to the function takes 14.25 cycles. At this rate:

3% of peak load performance is reached (10.11 out of 256.00 bytes loaded per cycle (GB/s @ 1GHz))
7% of peak store performance is reached (10.11 out of 128.00 bytes stored per cycle (GB/s @ 1GHz))

Front-end bottlenecks

Performance is limited by instruction throughput (loading/decoding program instructions to execution core) (front-end is a bottleneck). By removing all these bottlenecks, you can lower the cost of an iteration from 14.25 to 9.25 cycles (1.54x speedup).

ASM code

In the binary file, the address of the function is: 427670

Instruction	Nb FU	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	Latency	Recip. throughput	Vectorization
PUSH %RBP	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R15	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R13	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R12	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %RBX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
SUB $0x98,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOVL $0,0x4(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (6.3%)
TEST %R9,%R9	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JS 427b33 <_Z11build_fieldR16global_variables.extracted.30+0x4c3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %RCX,%RBX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
MOV %RDX,%R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV (%RDI),%EBP	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (6.3%)
MOVQ $0,0x10(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (6.3%)
MOV %R9,0x8(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
MOVQ $0x1,0x68(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (6.3%)
SUB $0x8,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
LEA 0x70(%RSP),%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.25	N/A
LEA 0xc(%RSP),%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.25	N/A
LEA 0x18(%RSP),%R8	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.25	N/A
LEA 0x10(%RSP),%R9	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.25	N/A
MOV $0x47cd30,%EDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOV %EBP,%ESI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV $0x22,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
PUSH $0x1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH $0x1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %RAX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CALL 4031e0 <__kmpc_for_static_init_8@plt>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0.50	N/A
ADD $0x20,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOV 0x10(%RSP),%RSI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	N/A
MOV 0x8(%RSP),%RDI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	N/A
MOV %RDI,%RAX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
SUB %RSI,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
JB 427b16 <_Z11build_fieldR16global_variables.extracted.30+0x4a6>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV 0x138(%R14),%R8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x148(%R14),%R9	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x160(%R14),%R10	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x150(%R14),%R11	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x2d0(%R14),%R15	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x2c0(%R14),%R14	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	N/A
INC %RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOV %RAX,%RCX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
AND $-0x4,%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
JE 427b45 <_Z11build_fieldR16global_variables.extracted.30+0x4d5>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %RAX,0x20(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
MOV %RDI,0x58(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
MOV %EBP,(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (6.3%)
MOV %RCX,0x18(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
LEA -0x1(%RCX),%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.25	N/A
MOV %RAX,0x60(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
MOVQ %RBX,%XMM0	2	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	6	1	scal (12.5%)
PSHUFD $0x44,%XMM0,%XMM8	1	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	1	0.25	vect (25.0%)
MOV %R8,0x50(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
MOVQ %R8,%XMM0	2	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	6	1	scal (12.5%)
PSHUFD $0x44,%XMM0,%XMM12	1	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	1	0.25	vect (25.0%)
MOV %R9,0x48(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
MOVQ %R9,%XMM0	2	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	6	1	scal (12.5%)
PSHUFD $0x44,%XMM0,%XMM0	1	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	1	0.25	vect (25.0%)
MOVDQA %XMM0,0x80(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0.50	0.50	4	0.50	vect (25.0%)
MOV %R11,0x38(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
MOVQ %R11,%XMM0	2	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	6	1	scal (12.5%)
PSHUFD $0x44,%XMM0,%XMM14	1	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	1	0.25	vect (25.0%)
MOV %R10,0x40(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
MOVQ %R10,%XMM0	2	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	6	1	scal (12.5%)
PSHUFD $0x44,%XMM0,%XMM0	1	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	1	0.25	vect (25.0%)
MOVDQA %XMM0,0x70(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0.50	0.50	4	0.50	vect (25.0%)
MOV %R14,0x28(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
MOVQ %R14,%XMM0	2	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	6	1	scal (12.5%)
PSHUFD $0x44,%XMM0,%XMM13	1	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	1	0.25	vect (25.0%)
MOV %R15,0x30(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
MOVQ %R15,%XMM0	2	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	6	1	scal (12.5%)
PSHUFD $0x44,%XMM0,%XMM15	1	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	1	0.25	vect (25.0%)
XOR %R15D,%R15D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.25	scal (6.3%)
NOPL (%RAX)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
MOV 0x18(%RSP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	N/A
CMP %RAX,0x20(%RSP)	1	0.17	0.17	0.17	0.17	0.17	0.17	0.25	0.25	0.25	0.25	0	0	0	0	0	0	1	0.25	scal (12.5%)
MOV (%RSP),%EBP	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (6.3%)
MOV 0x58(%RSP),%RDI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	N/A
MOV 0x50(%RSP),%R8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x48(%RSP),%R9	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x40(%RSP),%R10	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x38(%RSP),%R11	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x30(%RSP),%R15	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x28(%RSP),%R14	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	N/A
JNE 427b47 <_Z11build_fieldR16global_variables.extracted.30+0x4d7>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV $0x47cd50,%EDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOV %EBP,%ESI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
ADD $0x98,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
POP %RBX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R12	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R13	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R15	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %RBP	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
JMP 403050 <__kmpc_for_static_fini@plt>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	0	1	N/A
ADD $0x98,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
POP %RBX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R12	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R13	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R15	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %RBP	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
RET	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
XOR %EAX,%EAX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.25	N/A
INC %RDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD %RAX,%RSI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
JMP 427b99 <_Z11build_fieldR16global_variables.extracted.30+0x529>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	0	1	N/A
NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
NOPL (%RAX)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A

The code analyzed by CQA in that panel excludes loops and represents 0.00% of application time for run icx_0

Source file and lines
Module	exec

Warnings:
Ignoring paths for analysis

gain
potential
hint
expert

Code clean check

Detected a slowdown caused by scalar integer instructions (typically used for address computation). By removing them, you can lower the cost of an iteration from 14.25 to 4.38 cycles (3.26x speedup).

Workaround

Try to reorganize arrays of structures to structures of arrays
Consider to permute loops (see vectorization gain report)

Vectorization

Details

18% of SSE/AVX instructions are used in vector version (process two or more data elements in vector registers):

0% of SSE/AVX loads are used in vector version.
11% of SSE/AVX stores are used in vector version.
36% of SSE/AVX instructions that are not load, store, addition, subtraction nor multiply instructions are used in vector version.

Since your execution units are vector units, only a fully vectorized function can use their full power.

Workaround

Try another compiler or update/tune your current one
Make array accesses unit-stride:
- If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA)

Execution units bottlenecks

Found no such bottlenecks but see expert reports for more complex bottlenecks.

No data for this section

CALL instructions

Detected function call instructions.

Details

__kmpc_for_static_init_8@plt: 1 occurrences►

Complex instructions

Detected COMPLEX INSTRUCTIONS.

Details

These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.

MOVQ: 7 occurrences►

Type of elements and instruction set

No instructions are processing arithmetic or math operations on FP elements. This function is probably writing/copying data or processing integer elements.

Matching between your function (in the source code) and the binary function

The binary function does not contain any FP arithmetical operations. The binary function is loading 144 bytes. The binary function is storing 144 bytes.

General properties

nb instructions	109
nb uops	114
loop length	463
used x86 registers	16
used mmx registers	0
used xmm registers	6
used ymm registers	0
used zmm registers	0
nb stack references	18

Front-end

MACRO FUSION NOT POSSIBLE FIT IN UOP CACHE

micro-operation queue	14.25 cycles
front end	14.25 cycles

Back-end

	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15
uops	4.67	4.67	4.67	4.67	4.67	4.67	9.25	9.25	9.25	9.25	3.50	3.50	3.50	3.50	1.00	1.00
cycles	4.67	4.67	4.67	4.67	4.67	4.67	9.25	9.25	9.25	9.25	3.50	3.50	3.50	3.50	1.00	1.00

Execution ports to units layout:

P0: ALU
P1: ALU
P2: ALU
P3: ALU, BRU
P4: ALU, BRU
P5: ALU, BRU
P6 (512 bits): store address, load
P7 (512 bits): store address, load
P8 (512 bits): store address, load
P9 (512 bits): store address, load
P10 (512 bits): VPU, DIV/SQRT
P11 (512 bits): VPU, DIV/SQRT
P12 (512 bits): VPU
P13 (512 bits): VPU
P14 (512 bits): FP store data
P15 (512 bits): FP store data

Cycles executing div or sqrt instructions

Cycles summary

Front-end	14.25
Dispatch	9.25
Overall L1	14.25

Vectorization ratios

all	18%
load	0%
store	11%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	36%

Vector efficiency ratios

all	13%
load	11%
store	12%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	16%

Cycles and memory resources usage

Assuming all data fit into the L1 cache, each call to the function takes 14.25 cycles. At this rate:

3% of peak load performance is reached (10.11 out of 256.00 bytes loaded per cycle (GB/s @ 1GHz))
7% of peak store performance is reached (10.11 out of 128.00 bytes stored per cycle (GB/s @ 1GHz))

Front-end bottlenecks

ASM code

In the binary file, the address of the function is: 427670

Instruction	Nb FU	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	Latency	Recip. throughput	Vectorization
PUSH %RBP	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R15	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R13	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R12	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %RBX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
SUB $0x98,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOVL $0,0x4(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (6.3%)
TEST %R9,%R9	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JS 427b33 <_Z11build_fieldR16global_variables.extracted.30+0x4c3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %RCX,%RBX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
MOV %RDX,%R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV (%RDI),%EBP	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (6.3%)
MOVQ $0,0x10(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (6.3%)
MOV %R9,0x8(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
MOVQ $0x1,0x68(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (6.3%)
SUB $0x8,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
LEA 0x70(%RSP),%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.25	N/A
LEA 0xc(%RSP),%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.25	N/A
LEA 0x18(%RSP),%R8	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.25	N/A
LEA 0x10(%RSP),%R9	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.25	N/A
MOV $0x47cd30,%EDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOV %EBP,%ESI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV $0x22,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
PUSH $0x1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH $0x1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %RAX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CALL 4031e0 <__kmpc_for_static_init_8@plt>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0.50	N/A
ADD $0x20,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOV 0x10(%RSP),%RSI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	N/A
MOV 0x8(%RSP),%RDI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	N/A
MOV %RDI,%RAX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
SUB %RSI,%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
JB 427b16 <_Z11build_fieldR16global_variables.extracted.30+0x4a6>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV 0x138(%R14),%R8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x148(%R14),%R9	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x160(%R14),%R10	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x150(%R14),%R11	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x2d0(%R14),%R15	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x2c0(%R14),%R14	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	N/A
INC %RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOV %RAX,%RCX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
AND $-0x4,%RCX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
JE 427b45 <_Z11build_fieldR16global_variables.extracted.30+0x4d5>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %RAX,0x20(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
MOV %RDI,0x58(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
MOV %EBP,(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (6.3%)
MOV %RCX,0x18(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
LEA -0x1(%RCX),%RAX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.25	N/A
MOV %RAX,0x60(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
MOVQ %RBX,%XMM0	2	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	6	1	scal (12.5%)
PSHUFD $0x44,%XMM0,%XMM8	1	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	1	0.25	vect (25.0%)
MOV %R8,0x50(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
MOVQ %R8,%XMM0	2	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	6	1	scal (12.5%)
PSHUFD $0x44,%XMM0,%XMM12	1	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	1	0.25	vect (25.0%)
MOV %R9,0x48(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
MOVQ %R9,%XMM0	2	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	6	1	scal (12.5%)
PSHUFD $0x44,%XMM0,%XMM0	1	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	1	0.25	vect (25.0%)
MOVDQA %XMM0,0x80(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0.50	0.50	4	0.50	vect (25.0%)
MOV %R11,0x38(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
MOVQ %R11,%XMM0	2	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	6	1	scal (12.5%)
PSHUFD $0x44,%XMM0,%XMM14	1	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	1	0.25	vect (25.0%)
MOV %R10,0x40(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
MOVQ %R10,%XMM0	2	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	6	1	scal (12.5%)
PSHUFD $0x44,%XMM0,%XMM0	1	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	1	0.25	vect (25.0%)
MOVDQA %XMM0,0x70(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0.50	0.50	4	0.50	vect (25.0%)
MOV %R14,0x28(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
MOVQ %R14,%XMM0	2	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	6	1	scal (12.5%)
PSHUFD $0x44,%XMM0,%XMM13	1	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	1	0.25	vect (25.0%)
MOV %R15,0x30(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	4	0.50	scal (12.5%)
MOVQ %R15,%XMM0	2	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	6	1	scal (12.5%)
PSHUFD $0x44,%XMM0,%XMM15	1	0	0	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	1	0.25	vect (25.0%)
XOR %R15D,%R15D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.25	scal (6.3%)
NOPL (%RAX)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
MOV 0x18(%RSP),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	N/A
CMP %RAX,0x20(%RSP)	1	0.17	0.17	0.17	0.17	0.17	0.17	0.25	0.25	0.25	0.25	0	0	0	0	0	0	1	0.25	scal (12.5%)
MOV (%RSP),%EBP	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (6.3%)
MOV 0x58(%RSP),%RDI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	N/A
MOV 0x50(%RSP),%R8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x48(%RSP),%R9	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x40(%RSP),%R10	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x38(%RSP),%R11	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x30(%RSP),%R15	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x28(%RSP),%R14	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	3	0.25	N/A
JNE 427b47 <_Z11build_fieldR16global_variables.extracted.30+0x4d7>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV $0x47cd50,%EDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOV %EBP,%ESI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
ADD $0x98,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
POP %RBX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R12	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R13	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R15	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %RBP	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
JMP 403050 <__kmpc_for_static_fini@plt>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	0	1	N/A
ADD $0x98,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
POP %RBX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R12	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R13	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R15	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %RBP	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
RET	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
XOR %EAX,%EAX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.25	N/A
INC %RDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD %RAX,%RSI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	0	1	0.17	N/A
JMP 427b99 <_Z11build_fieldR16global_variables.extracted.30+0x529>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	0	1	N/A
NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
NOPL (%RAX)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A

Name	Coverage (%)	Time (s)
▼build_field(global_variables&) [clone .extracted.30]–	0.01	0.00
○Loop 200 - - exec	0.01	0.01
○Loop 199 - - exec	0.00	0.00

Report Configuration

Code clean check

Workaround

Vectorization

Details

Workaround

Execution units bottlenecks

CALL instructions

Details

Complex instructions

Details

Type of elements and instruction set

Matching between your function (in the source code) and the binary function

General properties

Front-end

Back-end

Cycles summary

Vectorization ratios

Vector efficiency ratios

Cycles and memory resources usage

Front-end bottlenecks

ASM code

Code clean check

Workaround

Vectorization

Details

Workaround

Execution units bottlenecks

CALL instructions

Details

Complex instructions

Details

Type of elements and instruction set

Matching between your function (in the source code) and the binary function

General properties

Front-end

Back-end

Cycles summary

Vectorization ratios

Vector efficiency ratios

Cycles and memory resources usage

Front-end bottlenecks

ASM code