OV - exec - Function hypre_CSRMatrixMatvecOutOfPlace._omp

	Function: hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6	Module: exec	Source: csr_matvec.c:243-404 [...]	Coverage (incl. loops): 24.77% \| (excl. loops): 0.00%

/home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c: 243 - 404

--------------------------------------------------------------------------------

243: #pragma omp parallel private(i,jj,tempx)

244: #endif

245:       {

246:       HYPRE_Int iBegin = hypre_CSRMatrixGetLoadBalancedPartitionBegin(A);

247:       HYPRE_Int iEnd = hypre_CSRMatrixGetLoadBalancedPartitionEnd(A);

248:       hypre_assert(iBegin <= iEnd);

249:       hypre_assert(iBegin >= 0 && iBegin <= num_rows);

250:       hypre_assert(iEnd >= 0 && iEnd <= num_rows);

251:

252:       if (0 == temp)

253:       {

254:          if (1 == alpha) // JSP: a common path

255:          {

256:             for (i = iBegin; i < iEnd; i++)

257:             {

258:                tempx = 0.0;

259:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

260:                {

261:                   tempx += A_data[jj] * x_data[A_j[jj]];

262:                }

263:                y_data[i] = tempx;

264:             }

265:          } // y = A*x

266:          else if (-1 == alpha)

267:          {

268:             for (i = iBegin; i < iEnd; i++)

269:             {

270:                tempx = 0.0;

271:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

272:                {

273:                   tempx -= A_data[jj] * x_data[A_j[jj]];

274:                }

275:                y_data[i] = tempx;

276:             }

277:          } // y = -A*x

278:          else

279:          {

280:             for (i = iBegin; i < iEnd; i++)

281:             {

282:                tempx = 0.0;

283:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

284:                {

285:                   tempx += A_data[jj] * x_data[A_j[jj]];

286:                }

287:                y_data[i] = alpha*tempx;

288:             }

289:          } // y = alpha*A*x

290:       } // temp == 0

291:       else if (-1 == temp) // beta == -alpha

292:       {

293:          if (1 == alpha) // JSP: a common path

294:          {

295:             for (i = iBegin; i < iEnd; i++)

296:             {

297:                tempx = -b_data[i];

298:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

299:                {

300:                   tempx += A_data[jj] * x_data[A_j[jj]];

301:                }

302:                y_data[i] = tempx;

303:             }

304:          } // y = A*x - y

305:          else if (-1 == alpha) // JSP: a common path

306:          {

307:             for (i = iBegin; i < iEnd; i++)

308:             {

309:                tempx = b_data[i];

310:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

311:                {

312:                   tempx -= A_data[jj] * x_data[A_j[jj]];

313:                }

314:                y_data[i] = tempx;

315:             }

316:          } // y = -A*x + y

317:          else

318:          {

319:             for (i = iBegin; i < iEnd; i++)

320:             {

321:                tempx = -b_data[i];

322:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

323:                {

324:                   tempx += A_data[jj] * x_data[A_j[jj]];

325:                }

326:                y_data[i] = alpha*tempx;

327:             }

328:          } // y = alpha*(A*x - y)

329:       } // temp == -1

330:       else if (1 == temp)

331:       {

332:          if (1 == alpha) // JSP: a common path

333:          {

334:             for (i = iBegin; i < iEnd; i++)

335:             {

336:                tempx = b_data[i];

337:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

338:                {

339:                   tempx += A_data[jj] * x_data[A_j[jj]];

340:                }

341:                y_data[i] = tempx;

342:             }

343:          } // y = A*x + y

344:          else if (-1 == alpha)

345:          {

346:             for (i = iBegin; i < iEnd; i++)

347:             {

348:                tempx = -b_data[i];

349:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

350:                {

351:                   tempx -= A_data[jj] * x_data[A_j[jj]];

352:                }

353:                y_data[i] = tempx;

354:             }

355:          } // y = -A*x - y

356:          else

357:          {

358:             for (i = iBegin; i < iEnd; i++)

359:             {

360:                tempx = b_data[i];

361:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

362:                {

363:                   tempx += A_data[jj] * x_data[A_j[jj]];

364:                }

365:                y_data[i] = alpha*tempx;

[...]

371:          if (1 == alpha) // JSP: a common path

372:          {

373:             for (i = iBegin; i < iEnd; i++)

374:             {

375:                tempx = b_data[i]*temp;

376:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

377:                {

378:                   tempx += A_data[jj] * x_data[A_j[jj]];

379:                }

380:                y_data[i] = tempx;

381:             }

382:          } // y = A*x + temp*y

383:          else if (-1 == alpha)

384:          {

385:             for (i = iBegin; i < iEnd; i++)

386:             {

387:                tempx = -b_data[i]*temp;

388:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

389:                {

390:                   tempx -= A_data[jj] * x_data[A_j[jj]];

391:                }

392:                y_data[i] = tempx;

393:             }

394:          } // y = -A*x - temp*y

395:          else

396:          {

397:             for (i = iBegin; i < iEnd; i++)

398:             {

399:                tempx = b_data[i]*temp;

400:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

401:                {

402:                   tempx += A_data[jj] * x_data[A_j[jj]];

403:                }

404:                y_data[i] = alpha*tempx;

0x596af0 PUSH	%RBP

0x596af1 MOV	%RSP,%RBP

0x596af4 PUSH	%R15

0x596af6 PUSH	%R14

0x596af8 PUSH	%R13

0x596afa PUSH	%R12

0x596afc PUSH	%RBX

0x596afd AND	$-0x20,%RSP

0x596b01 SUB	$0x40,%RSP

0x596b05 MOV	0x8(%RDI),%RCX

0x596b09 MOV	0x38(%RDI),%RDX

0x596b0d MOV	0x18(%RDI),%R8

0x596b11 MOV	0x40(%RDI),%RAX

0x596b15 VMOVSD	0x48(%RDI),%XMM3

0x596b1a VMOVSD	(%RDI),%XMM7

0x596b1e MOV	0x30(%RDI),%RBX

0x596b22 MOV	0x28(%RDI),%R15

0x596b26 MOV	0x20(%RDI),%R13

0x596b2a MOV	0x10(%RDI),%R14

0x596b2e VMOVSD	%XMM3,0x10(%RSP)

0x596b34 VMOVSD	%XMM7,0x28(%RSP)

0x596b3a MOV	%RCX,%RDI

0x596b3d MOV	%RDX,0x30(%RSP)

0x596b42 MOV	%R8,0x18(%RSP)

0x596b47 MOV	%RCX,0x20(%RSP)

0x596b4c MOV	%RAX,0x38(%RSP)

0x596b51 CALL	594920 <hypre_CSRMatrixGetLoadBalancedPartitionBegin>

0x596b56 MOV	0x20(%RSP),%RDI

0x596b5b MOV	%RAX,%R12

0x596b5e CALL	5949b0 <hypre_CSRMatrixGetLoadBalancedPartitionEnd>

0x596b63 MOV	0x18(%RSP),%RSI

0x596b68 VMOVSD	0x10(%RSP),%XMM8

0x596b6e CMP	%RAX,%R12

0x596b71 MOV	%RAX,%R9

0x596b74 JG	5978c0

0x596b7a TEST	%R12,%R12

0x596b7d JS	597860

0x596b83 CMP	%R12,%R15

0x596b86 JL	597860

0x596b8c TEST	%R9,%R9

0x596b8f JS	597800

0x596b95 CMP	%R9,%R15

0x596b98 JL	597800

0x596b9e VXORPD	%XMM0,%XMM0,%XMM0

0x596ba2 VCOMISD	%XMM0,%XMM8

0x596ba6 JE	596ef0

0x596bac VMOVSD	0x18b84(%RIP),%XMM4

0x596bb4 VCOMISD	%XMM4,%XMM8

0x596bb8 JNE	5974e0

0x596bbe VMOVSD	0x28(%RSP),%XMM8

0x596bc4 VCOMISD	0x18b7c(%RIP),%XMM8

0x596bcc JE	597c1a

0x596bd2 VCOMISD	%XMM4,%XMM8

0x596bd6 JE	598208

0x596bdc CMP	%R9,%R12

0x596bdf JGE	596ed3

0x596be5 MOV	%R14,%R10

0x596be8 KXNORB	%K0,%K0,%K0

0x596bec MOV	%RSI,%RDI

0x596bef MOV	%R13,%R14

0x596bf2 VMOVQ	0x190c6(%RIP),%XMM14

0x596bfa NOPW	(%RAX,%RAX,1)

(3138) 0x596c00 MOV	0x30(%RSP),%R11

(3138) 0x596c05 MOV	0x8(%RDI,%R12,8),%R15

(3138) 0x596c0a VMOVSD	(%R11,%R12,8),%XMM2

(3138) 0x596c10 MOV	(%RDI,%R12,8),%R11

(3138) 0x596c14 VXORPD	%XMM14,%XMM2,%XMM4

(3138) 0x596c19 CMP	%R15,%R11

(3138) 0x596c1c JGE	596eae

(3138) 0x596c22 MOV	%R15,%R8

(3138) 0x596c25 SUB	%R11,%R8

(3138) 0x596c28 LEA	-0x1(%R8),%RAX

(3138) 0x596c2c CMP	$0x2,%RAX

(3138) 0x596c30 JBE	596e60

(3138) 0x596c36 MOV	%R8,%R13

(3138) 0x596c39 LEA	(,%R11,8),%RDX

(3138) 0x596c41 XOR	%EAX,%EAX

(3138) 0x596c43 VXORPD	%XMM0,%XMM0,%XMM0

(3138) 0x596c47 SHR	$0x2,%R13

(3138) 0x596c4b SAL	$0x5,%R13

(3138) 0x596c4f LEA	-0x20(%R13),%RSI

(3138) 0x596c53 LEA	(%R10,%RDX,1),%RCX

(3138) 0x596c57 ADD	%R14,%RDX

(3138) 0x596c5a SHR	$0x5,%RSI

(3138) 0x596c5e INC	%RSI

(3138) 0x596c61 AND	$0x7,%ESI

(3138) 0x596c64 JE	596d54

(3138) 0x596c6a CMP	$0x1,%RSI

(3138) 0x596c6e JE	596d31

(3138) 0x596c74 CMP	$0x2,%RSI

(3138) 0x596c78 JE	596d17

(3138) 0x596c7e CMP	$0x3,%RSI

(3138) 0x596c82 JE	596cfd

(3138) 0x596c84 CMP	$0x4,%RSI

(3138) 0x596c88 JE	596ce3

(3138) 0x596c8a CMP	$0x5,%RSI

(3138) 0x596c8e JE	596cc9

(3138) 0x596c90 CMP	$0x6,%RSI

(3138) 0x596c94 JE	596caf

(3138) 0x596c96 VMOVDQU	(%RDX),%YMM15

(3138) 0x596c9a KMOVB	%K0,%K3

(3138) 0x596c9e MOV	$0x20,%EAX

(3138) 0x596ca3 VGATHERQPD	(%RBX,%YMM15,8),%YMM6{%K3}

(3138) 0x596caa VFMADD231PD	(%RCX),%YMM6,%YMM0

(3138) 0x596caf VMOVDQU	(%RDX,%RAX,1),%YMM7

(3138) 0x596cb4 KMOVB	%K0,%K2

(3138) 0x596cb8 VGATHERQPD	(%RBX,%YMM7,8),%YMM3{%K2}

(3138) 0x596cbf VFMADD231PD	(%RCX,%RAX,1),%YMM3,%YMM0

(3138) 0x596cc5 ADD	$0x20,%RAX

(3138) 0x596cc9 VMOVDQU	(%RDX,%RAX,1),%YMM10

(3138) 0x596cce KMOVB	%K0,%K1

(3138) 0x596cd2 VGATHERQPD	(%RBX,%YMM10,8),%YMM9{%K1}

(3138) 0x596cd9 VFMADD231PD	(%RCX,%RAX,1),%YMM9,%YMM0

(3138) 0x596cdf ADD	$0x20,%RAX

(3138) 0x596ce3 VMOVDQU	(%RDX,%RAX,1),%YMM4

(3138) 0x596ce8 KMOVB	%K0,%K4

(3138) 0x596cec VGATHERQPD	(%RBX,%YMM4,8),%YMM11{%K4}

(3138) 0x596cf3 VFMADD231PD	(%RCX,%RAX,1),%YMM11,%YMM0

(3138) 0x596cf9 ADD	$0x20,%RAX

(3138) 0x596cfd VMOVDQU	(%RDX,%RAX,1),%YMM5

(3138) 0x596d02 KMOVB	%K0,%K6

(3138) 0x596d06 VGATHERQPD	(%RBX,%YMM5,8),%YMM1{%K6}

(3138) 0x596d0d VFMADD231PD	(%RCX,%RAX,1),%YMM1,%YMM0

(3138) 0x596d13 ADD	$0x20,%RAX

(3138) 0x596d17 VMOVDQU	(%RDX,%RAX,1),%YMM12

(3138) 0x596d1c KMOVB	%K0,%K7

(3138) 0x596d20 VGATHERQPD	(%RBX,%YMM12,8),%YMM13{%K7}

(3138) 0x596d27 VFMADD231PD	(%RCX,%RAX,1),%YMM13,%YMM0

(3138) 0x596d2d ADD	$0x20,%RAX

(3138) 0x596d31 VMOVDQU	(%RDX,%RAX,1),%YMM8

(3138) 0x596d36 KMOVB	%K0,%K5

(3138) 0x596d3a VGATHERQPD	(%RBX,%YMM8,8),%YMM15{%K5}

(3138) 0x596d41 VFMADD231PD	(%RCX,%RAX,1),%YMM15,%YMM0

(3138) 0x596d47 ADD	$0x20,%RAX

(3138) 0x596d4b CMP	%RAX,%R13

(3138) 0x596d4e JE	596e39

  (3139) 0x596d54 VMOVDQU	(%RDX,%RAX,1),%YMM6

  (3139) 0x596d59 KMOVB	%K0,%K3

  (3139) 0x596d5d VMOVDQU	0x20(%RDX,%RAX,1),%YMM3

  (3139) 0x596d63 KMOVB	%K0,%K2

  (3139) 0x596d67 VMOVDQU	0x40(%RDX,%RAX,1),%YMM9

  (3139) 0x596d6d VMOVDQU	0x60(%RDX,%RAX,1),%YMM11

  (3139) 0x596d73 KMOVB	%K0,%K1

  (3139) 0x596d77 VMOVDQU	0x80(%RDX,%RAX,1),%YMM5

  (3139) 0x596d80 VMOVDQU	0xa0(%RDX,%RAX,1),%YMM12

  (3139) 0x596d89 KMOVB	%K0,%K4

  (3139) 0x596d8d VMOVDQU	0xc0(%RDX,%RAX,1),%YMM8

  (3139) 0x596d96 KMOVB	%K0,%K6

  (3139) 0x596d9a KMOVB	%K0,%K7

  (3139) 0x596d9e KMOVB	%K0,%K5

  (3139) 0x596da2 VGATHERQPD	(%RBX,%YMM6,8),%YMM7{%K3}

  (3139) 0x596da9 VMOVDQU	0xe0(%RDX,%RAX,1),%YMM6

  (3139) 0x596db2 KMOVB	%K0,%K3

  (3139) 0x596db6 VFMADD231PD	(%RCX,%RAX,1),%YMM7,%YMM0

  (3139) 0x596dbc VGATHERQPD	(%RBX,%YMM3,8),%YMM10{%K2}

  (3139) 0x596dc3 VGATHERQPD	(%RBX,%YMM9,8),%YMM4{%K1}

  (3139) 0x596dca VFMADD231PD	0x20(%RCX,%RAX,1),%YMM10,%YMM0

  (3139) 0x596dd1 VFMADD132PD	0x40(%RCX,%RAX,1),%YMM0,%YMM4

  (3139) 0x596dd8 VGATHERQPD	(%RBX,%YMM5,8),%YMM1{%K6}

  (3139) 0x596ddf VGATHERQPD	(%RBX,%YMM11,8),%YMM0{%K4}

  (3139) 0x596de6 VGATHERQPD	(%RBX,%YMM12,8),%YMM13{%K7}

  (3139) 0x596ded VFMADD132PD	0x60(%RCX,%RAX,1),%YMM4,%YMM0

  (3139) 0x596df4 VGATHERQPD	(%RBX,%YMM8,8),%YMM15{%K5}

  (3139) 0x596dfb VFMADD132PD	0x80(%RCX,%RAX,1),%YMM0,%YMM1

  (3139) 0x596e05 VFMADD132PD	0xa0(%RCX,%RAX,1),%YMM1,%YMM13

  (3139) 0x596e0f VFMADD132PD	0xc0(%RCX,%RAX,1),%YMM13,%YMM15

  (3139) 0x596e19 VGATHERQPD	(%RBX,%YMM6,8),%YMM0{%K3}

  (3139) 0x596e20 VFMADD132PD	0xe0(%RCX,%RAX,1),%YMM15,%YMM0

  (3139) 0x596e2a ADD	$0x100,%RAX

  (3139) 0x596e30 CMP	%RAX,%R13

  (3139) 0x596e33 JNE	596d54

(3138) 0x596e39 VEXTRACTF64X2	$0x1,%YMM0,%XMM7

(3138) 0x596e40 VADDPD	%XMM0,%XMM7,%XMM3

(3138) 0x596e44 MOV	%R8,%RDX

(3138) 0x596e47 AND	$-0x4,%RDX

(3138) 0x596e4b ADD	%RDX,%R11

(3138) 0x596e4e AND	$0x3,%R8D

(3138) 0x596e52 VUNPCKHPD	%XMM3,%XMM3,%XMM10

(3138) 0x596e56 VADDPD	%XMM3,%XMM10,%XMM9

(3138) 0x596e5a VSUBSD	%XMM2,%XMM9,%XMM4

(3138) 0x596e5e JE	596eae

(3138) 0x596e60 LEA	(,%R11,8),%R8

(3138) 0x596e68 LEA	0x1(%R11),%R13

(3138) 0x596e6c MOV	(%R14,%R8,1),%RCX

(3138) 0x596e70 VMOVSD	(%R10,%R8,1),%XMM2

(3138) 0x596e76 VFMADD231SD	(%RBX,%RCX,8),%XMM2,%XMM4

(3138) 0x596e7c CMP	%R13,%R15

(3138) 0x596e7f JLE	596eae

(3138) 0x596e81 MOV	0x8(%R14,%R8,1),%RSI

(3138) 0x596e86 ADD	$0x2,%R11

(3138) 0x596e8a VMOVSD	0x8(%R10,%R8,1),%XMM11

(3138) 0x596e91 VFMADD231SD	(%RBX,%RSI,8),%XMM11,%XMM4

(3138) 0x596e97 CMP	%R15,%R11

(3138) 0x596e9a JGE	596eae

(3138) 0x596e9c MOV	0x10(%R14,%R8,1),%R11

(3138) 0x596ea1 VMOVSD	(%RBX,%R11,8),%XMM5

(3138) 0x596ea7 VFMADD231SD	0x10(%R10,%R8,1),%XMM5,%XMM4

(3138) 0x596eae MOV	0x38(%RSP),%R15

(3138) 0x596eb3 VMULSD	0x28(%RSP),%XMM4,%XMM1

(3138) 0x596eb9 VMOVSD	%XMM1,(%R15,%R12,8)

(3138) 0x596ebf INC	%R12

(3138) 0x596ec2 CMP	%R12,%R9

(3138) 0x596ec5 JNE	596c00

0x596ecb NOPL	(%RAX,%RAX,1)

0x596ed0 VZEROUPPER

0x596ed3 LEA	-0x28(%RBP),%RSP

0x596ed7 POP	%RBX

0x596ed8 POP	%R12

0x596eda POP	%R13

0x596edc POP	%R14

0x596ede POP	%R15

0x596ee0 POP	%RBP

0x596ee1 RET

0x596ee2 NOPW	%CS:(%RAX,%RAX,1)

0x596eed NOPL	(%RAX)

0x596ef0 VMOVSD	0x28(%RSP),%XMM10

0x596ef6 VCOMISD	0x1884a(%RIP),%XMM10

0x596efe JNE	5971f0

0x596f04 CMP	%R9,%R12

0x596f07 JGE	596ed3

0x596f09 MOV	%RSI,%R11

0x596f0c KXNORB	%K0,%K0,%K0

0x596f10 MOV	(%R11,%R12,8),%RDI

0x596f14 MOV	0x8(%R11,%R12,8),%R15

0x596f19 CMP	%R15,%RDI

0x596f1c JGE	5971de

0x596f22 NOPW	%CS:(%RAX,%RAX,1)

0x596f2d NOPL	(%RAX)

  (3119) 0x596f30 MOV	%R15,%R10

  (3119) 0x596f33 SUB	%RDI,%R10

  (3119) 0x596f36 LEA	-0x1(%R10),%RAX

  (3119) 0x596f3a CMP	$0x2,%RAX

  (3119) 0x596f3e JBE	5981eb

  (3119) 0x596f44 MOV	%R10,%R8

  (3119) 0x596f47 LEA	(,%RDI,8),%RDX

  (3119) 0x596f4f XOR	%EAX,%EAX

  (3119) 0x596f51 VXORPD	%XMM0,%XMM0,%XMM0

  (3119) 0x596f55 SHR	$0x2,%R8

  (3119) 0x596f59 SAL	$0x5,%R8

  (3119) 0x596f5d LEA	-0x20(%R8),%RSI

  (3119) 0x596f61 LEA	(%R14,%RDX,1),%RCX

  (3119) 0x596f65 ADD	%R13,%RDX

  (3119) 0x596f68 SHR	$0x5,%RSI

  (3119) 0x596f6c INC	%RSI

  (3119) 0x596f6f AND	$0x7,%ESI

  (3119) 0x596f72 JE	597062

  (3119) 0x596f78 CMP	$0x1,%RSI

  (3119) 0x596f7c JE	59703f

  (3119) 0x596f82 CMP	$0x2,%RSI

  (3119) 0x596f86 JE	597025

  (3119) 0x596f8c CMP	$0x3,%RSI

  (3119) 0x596f90 JE	59700b

  (3119) 0x596f92 CMP	$0x4,%RSI

  (3119) 0x596f96 JE	596ff1

  (3119) 0x596f98 CMP	$0x5,%RSI

  (3119) 0x596f9c JE	596fd7

  (3119) 0x596f9e CMP	$0x6,%RSI

  (3119) 0x596fa2 JE	596fbd

  (3119) 0x596fa4 VMOVDQU	(%RDX),%YMM6

  (3119) 0x596fa8 KMOVB	%K0,%K7

  (3119) 0x596fac MOV	$0x20,%EAX

  (3119) 0x596fb1 VGATHERQPD	(%RBX,%YMM6,8),%YMM7{%K7}

  (3119) 0x596fb8 VFMADD231PD	(%RCX),%YMM7,%YMM0

  (3119) 0x596fbd VMOVDQU	(%RDX,%RAX,1),%YMM9

  (3119) 0x596fc2 KMOVB	%K0,%K5

  (3119) 0x596fc6 VGATHERQPD	(%RBX,%YMM9,8),%YMM2{%K5}

  (3119) 0x596fcd VFMADD231PD	(%RCX,%RAX,1),%YMM2,%YMM0

  (3119) 0x596fd3 ADD	$0x20,%RAX

  (3119) 0x596fd7 VMOVDQU	(%RDX,%RAX,1),%YMM11

  (3119) 0x596fdc KMOVB	%K0,%K3

  (3119) 0x596fe0 VGATHERQPD	(%RBX,%YMM11,8),%YMM14{%K3}

  (3119) 0x596fe7 VFMADD231PD	(%RCX,%RAX,1),%YMM14,%YMM0

  (3119) 0x596fed ADD	$0x20,%RAX

  (3119) 0x596ff1 VMOVDQU	(%RDX,%RAX,1),%YMM4

  (3119) 0x596ff6 KMOVB	%K0,%K2

  (3119) 0x596ffa VGATHERQPD	(%RBX,%YMM4,8),%YMM12{%K2}

  (3119) 0x597001 VFMADD231PD	(%RCX,%RAX,1),%YMM12,%YMM0

  (3119) 0x597007 ADD	$0x20,%RAX

  (3119) 0x59700b VMOVDQU	(%RDX,%RAX,1),%YMM3

  (3119) 0x597010 KMOVB	%K0,%K1

  (3119) 0x597014 VGATHERQPD	(%RBX,%YMM3,8),%YMM1{%K1}

  (3119) 0x59701b VFMADD231PD	(%RCX,%RAX,1),%YMM1,%YMM0

  (3119) 0x597021 ADD	$0x20,%RAX

  (3119) 0x597025 VMOVDQU	(%RDX,%RAX,1),%YMM13

  (3119) 0x59702a KMOVB	%K0,%K4

  (3119) 0x59702e VGATHERQPD	(%RBX,%YMM13,8),%YMM10{%K4}

  (3119) 0x597035 VFMADD231PD	(%RCX,%RAX,1),%YMM10,%YMM0

  (3119) 0x59703b ADD	$0x20,%RAX

  (3119) 0x59703f VMOVDQU	(%RDX,%RAX,1),%YMM15

  (3119) 0x597044 KMOVB	%K0,%K6

  (3119) 0x597048 VGATHERQPD	(%RBX,%YMM15,8),%YMM5{%K6}

  (3119) 0x59704f VFMADD231PD	(%RCX,%RAX,1),%YMM5,%YMM0

  (3119) 0x597055 ADD	$0x20,%RAX

  (3119) 0x597059 CMP	%RAX,%R8

  (3119) 0x59705c JE	597147

    (3120) 0x597062 VMOVDQU	(%RDX,%RAX,1),%YMM6

    (3120) 0x597067 VMOVDQU	0x20(%RDX,%RAX,1),%YMM9

    (3120) 0x59706d KMOVB	%K0,%K7

    (3120) 0x597071 KMOVB	%K0,%K5

    (3120) 0x597075 VMOVDQU	0x40(%RDX,%RAX,1),%YMM11

    (3120) 0x59707b VMOVDQU	0x60(%RDX,%RAX,1),%YMM4

    (3120) 0x597081 KMOVB	%K0,%K3

    (3120) 0x597085 VMOVDQU	0x80(%RDX,%RAX,1),%YMM12

    (3120) 0x59708e VMOVDQU	0xa0(%RDX,%RAX,1),%YMM1

    (3120) 0x597097 KMOVB	%K0,%K2

    (3120) 0x59709b VMOVDQU	0xc0(%RDX,%RAX,1),%YMM10

    (3120) 0x5970a4 VMOVDQU	0xe0(%RDX,%RAX,1),%YMM5

    (3120) 0x5970ad KMOVB	%K0,%K1

    (3120) 0x5970b1 KMOVB	%K0,%K4

    (3120) 0x5970b5 KMOVB	%K0,%K6

    (3120) 0x5970b9 VGATHERQPD	(%RBX,%YMM6,8),%YMM7{%K7}

    (3120) 0x5970c0 KMOVB	%K0,%K7

    (3120) 0x5970c4 VFMADD231PD	(%RCX,%RAX,1),%YMM7,%YMM0

    (3120) 0x5970ca VGATHERQPD	(%RBX,%YMM9,8),%YMM2{%K5}

    (3120) 0x5970d1 VGATHERQPD	(%RBX,%YMM11,8),%YMM14{%K3}

    (3120) 0x5970d8 VFMADD231PD	0x20(%RCX,%RAX,1),%YMM2,%YMM0

    (3120) 0x5970df VFMADD132PD	0x40(%RCX,%RAX,1),%YMM0,%YMM14

    (3120) 0x5970e6 VGATHERQPD	(%RBX,%YMM4,8),%YMM0{%K2}

    (3120) 0x5970ed VGATHERQPD	(%RBX,%YMM12,8),%YMM3{%K1}

    (3120) 0x5970f4 VFMADD132PD	0x60(%RCX,%RAX,1),%YMM14,%YMM0

    (3120) 0x5970fb VGATHERQPD	(%RBX,%YMM1,8),%YMM13{%K4}

    (3120) 0x597102 VFMADD132PD	0x80(%RCX,%RAX,1),%YMM0,%YMM3

    (3120) 0x59710c VGATHERQPD	(%RBX,%YMM10,8),%YMM15{%K6}

    (3120) 0x597113 VFMADD132PD	0xa0(%RCX,%RAX,1),%YMM3,%YMM13

    (3120) 0x59711d VGATHERQPD	(%RBX,%YMM5,8),%YMM0{%K7}

    (3120) 0x597124 VFMADD132PD	0xc0(%RCX,%RAX,1),%YMM13,%YMM15

    (3120) 0x59712e VFMADD132PD	0xe0(%RCX,%RAX,1),%YMM15,%YMM0

    (3120) 0x597138 ADD	$0x100,%RAX

    (3120) 0x59713e CMP	%RAX,%R8

    (3120) 0x597141 JNE	597062

  (3119) 0x597147 VEXTRACTF64X2	$0x1,%YMM0,%XMM6

  (3119) 0x59714e VADDPD	%XMM0,%XMM6,%XMM7

  (3119) 0x597152 VUNPCKHPD	%XMM7,%XMM7,%XMM9

  (3119) 0x597156 VADDPD	%XMM7,%XMM9,%XMM5

  (3119) 0x59715a TEST	$0x3,%R10B

  (3119) 0x59715e JE	5971b5

  (3119) 0x597160 AND	$-0x4,%R10

  (3119) 0x597164 ADD	%R10,%RDI

  (3119) 0x597167 LEA	(,%RDI,8),%R10

  (3119) 0x59716f LEA	0x1(%RDI),%RCX

  (3119) 0x597173 MOV	(%R13,%R10,1),%RDX

  (3119) 0x597178 VMOVSD	(%R14,%R10,1),%XMM2

  (3119) 0x59717e VFMADD231SD	(%RBX,%RDX,8),%XMM2,%XMM5

  (3119) 0x597184 CMP	%R15,%RCX

  (3119) 0x597187 JGE	5971b5

  (3119) 0x597189 MOV	0x8(%R13,%R10,1),%R8

  (3119) 0x59718e ADD	$0x2,%RDI

  (3119) 0x597192 VMOVSD	0x8(%R14,%R10,1),%XMM11

  (3119) 0x597199 VFMADD231SD	(%RBX,%R8,8),%XMM11,%XMM5

  (3119) 0x59719f CMP	%R15,%RDI

  (3119) 0x5971a2 JGE	5971b5

  (3119) 0x5971a4 MOV	0x10(%R13,%R10,1),%RDI

  (3119) 0x5971a9 VMOVSD	(%RBX,%RDI,8),%XMM14

  (3119) 0x5971ae VFMADD231SD	0x10(%R14,%R10,1),%XMM14,%XMM5

  (3119) 0x5971b5 MOV	0x38(%RSP),%R15

  (3119) 0x5971ba VMOVSD	%XMM5,(%R15,%R12,8)

  (3119) 0x5971c0 INC	%R12

  (3119) 0x5971c3 CMP	%R12,%R9

  (3119) 0x5971c6 JE	596ed0

  (3119) 0x5971cc MOV	(%R11,%R12,8),%RDI

  (3119) 0x5971d0 MOV	0x8(%R11,%R12,8),%R15

  (3119) 0x5971d5 CMP	%R15,%RDI

  (3119) 0x5971d8 JL	596f30

(3121) 0x5971de VMOVAPD	%XMM8,%XMM5

(3121) 0x5971e2 JMP	5971b5

0x5971e4 NOPW	%CS:(%RAX,%RAX,1)

0x5971ef NOP

0x5971f0 VCOMISD	0x18540(%RIP),%XMM10

0x5971f8 JNE	597f09

0x5971fe CMP	%R9,%R12

0x597201 JGE	596ed3

0x597207 MOV	%RSI,%R11

0x59720a KXNORB	%K0,%K0,%K0

0x59720e MOV	(%R11,%R12,8),%RDI

0x597212 MOV	0x8(%R11,%R12,8),%R15

0x597217 CMP	%R15,%RDI

0x59721a JGE	5974d1

  (3116) 0x597220 MOV	%R15,%R8

  (3116) 0x597223 SUB	%RDI,%R8

  (3116) 0x597226 LEA	-0x1(%R8),%RAX

  (3116) 0x59722a CMP	$0x2,%RAX

  (3116) 0x59722e JBE	5981f4

  (3116) 0x597234 MOV	%R8,%R10

  (3116) 0x597237 LEA	(,%RDI,8),%RDX

  (3116) 0x59723f XOR	%EAX,%EAX

  (3116) 0x597241 VXORPD	%XMM0,%XMM0,%XMM0

  (3116) 0x597245 SHR	$0x2,%R10

  (3116) 0x597249 SAL	$0x5,%R10

  (3116) 0x59724d LEA	-0x20(%R10),%RSI

  (3116) 0x597251 LEA	(%R14,%RDX,1),%RCX

  (3116) 0x597255 ADD	%R13,%RDX

  (3116) 0x597258 SHR	$0x5,%RSI

  (3116) 0x59725c INC	%RSI

  (3116) 0x59725f AND	$0x7,%ESI

  (3116) 0x597262 JE	597352

  (3116) 0x597268 CMP	$0x1,%RSI

  (3116) 0x59726c JE	59732f

  (3116) 0x597272 CMP	$0x2,%RSI

  (3116) 0x597276 JE	597315

  (3116) 0x59727c CMP	$0x3,%RSI

  (3116) 0x597280 JE	5972fb

  (3116) 0x597282 CMP	$0x4,%RSI

  (3116) 0x597286 JE	5972e1

  (3116) 0x597288 CMP	$0x5,%RSI

  (3116) 0x59728c JE	5972c7

  (3116) 0x59728e CMP	$0x6,%RSI

  (3116) 0x597292 JE	5972ad

  (3116) 0x597294 VMOVDQU	(%RDX),%YMM12

  (3116) 0x597298 KMOVB	%K0,%K6

  (3116) 0x59729c MOV	$0x20,%EAX

  (3116) 0x5972a1 VGATHERQPD	(%RBX,%YMM12,8),%YMM1{%K6}

  (3116) 0x5972a8 VFNMADD231PD	(%RCX),%YMM1,%YMM0

  (3116) 0x5972ad VMOVDQU	(%RDX,%RAX,1),%YMM3

  (3116) 0x5972b2 KMOVB	%K0,%K7

  (3116) 0x5972b6 VGATHERQPD	(%RBX,%YMM3,8),%YMM13{%K7}

  (3116) 0x5972bd VFNMADD231PD	(%RCX,%RAX,1),%YMM13,%YMM0

  (3116) 0x5972c3 ADD	$0x20,%RAX

  (3116) 0x5972c7 VMOVDQU	(%RDX,%RAX,1),%YMM10

  (3116) 0x5972cc KMOVB	%K0,%K5

  (3116) 0x5972d0 VGATHERQPD	(%RBX,%YMM10,8),%YMM15{%K5}

  (3116) 0x5972d7 VFNMADD231PD	(%RCX,%RAX,1),%YMM15,%YMM0

  (3116) 0x5972dd ADD	$0x20,%RAX

  (3116) 0x5972e1 VMOVDQU	(%RDX,%RAX,1),%YMM5

  (3116) 0x5972e6 KMOVB	%K0,%K3

  (3116) 0x5972ea VGATHERQPD	(%RBX,%YMM5,8),%YMM6{%K3}

  (3116) 0x5972f1 VFNMADD231PD	(%RCX,%RAX,1),%YMM6,%YMM0

  (3116) 0x5972f7 ADD	$0x20,%RAX

  (3116) 0x5972fb VMOVDQU	(%RDX,%RAX,1),%YMM7

  (3116) 0x597300 KMOVB	%K0,%K2

  (3116) 0x597304 VGATHERQPD	(%RBX,%YMM7,8),%YMM9{%K2}

  (3116) 0x59730b VFNMADD231PD	(%RCX,%RAX,1),%YMM9,%YMM0

  (3116) 0x597311 ADD	$0x20,%RAX

  (3116) 0x597315 VMOVDQU	(%RDX,%RAX,1),%YMM2

  (3116) 0x59731a KMOVB	%K0,%K1

  (3116) 0x59731e VGATHERQPD	(%RBX,%YMM2,8),%YMM11{%K1}

  (3116) 0x597325 VFNMADD231PD	(%RCX,%RAX,1),%YMM11,%YMM0

  (3116) 0x59732b ADD	$0x20,%RAX

  (3116) 0x59732f VMOVDQU	(%RDX,%RAX,1),%YMM4

  (3116) 0x597334 KMOVB	%K0,%K4

  (3116) 0x597338 VGATHERQPD	(%RBX,%YMM4,8),%YMM14{%K4}

  (3116) 0x59733f VFNMADD231PD	(%RCX,%RAX,1),%YMM14,%YMM0

  (3116) 0x597345 ADD	$0x20,%RAX

  (3116) 0x597349 CMP	%RAX,%R10

  (3116) 0x59734c JE	597437

    (3117) 0x597352 VMOVDQU	(%RDX,%RAX,1),%YMM12

    (3117) 0x597357 VMOVDQU	0x20(%RDX,%RAX,1),%YMM3

    (3117) 0x59735d KMOVB	%K0,%K6

    (3117) 0x597361 KMOVB	%K0,%K7

    (3117) 0x597365 VMOVDQU	0x40(%RDX,%RAX,1),%YMM10

    (3117) 0x59736b VMOVDQU	0x60(%RDX,%RAX,1),%YMM5

    (3117) 0x597371 KMOVB	%K0,%K5

    (3117) 0x597375 VMOVDQU	0x80(%RDX,%RAX,1),%YMM6

    (3117) 0x59737e VMOVDQU	0xa0(%RDX,%RAX,1),%YMM9

    (3117) 0x597387 KMOVB	%K0,%K3

    (3117) 0x59738b VMOVDQU	0xc0(%RDX,%RAX,1),%YMM11

    (3117) 0x597394 VMOVDQU	0xe0(%RDX,%RAX,1),%YMM4

    (3117) 0x59739d KMOVB	%K0,%K2

    (3117) 0x5973a1 KMOVB	%K0,%K1

    (3117) 0x5973a5 KMOVB	%K0,%K4

    (3117) 0x5973a9 VGATHERQPD	(%RBX,%YMM12,8),%YMM1{%K6}

    (3117) 0x5973b0 KMOVB	%K0,%K6

    (3117) 0x5973b4 VFNMADD231PD	(%RCX,%RAX,1),%YMM1,%YMM0

    (3117) 0x5973ba VGATHERQPD	(%RBX,%YMM3,8),%YMM13{%K7}

    (3117) 0x5973c1 VGATHERQPD	(%RBX,%YMM10,8),%YMM15{%K5}

    (3117) 0x5973c8 VFNMADD231PD	0x20(%RCX,%RAX,1),%YMM13,%YMM0

    (3117) 0x5973cf VFNMADD132PD	0x40(%RCX,%RAX,1),%YMM0,%YMM15

    (3117) 0x5973d6 VGATHERQPD	(%RBX,%YMM5,8),%YMM0{%K3}

    (3117) 0x5973dd VGATHERQPD	(%RBX,%YMM6,8),%YMM7{%K2}

    (3117) 0x5973e4 VFNMADD132PD	0x60(%RCX,%RAX,1),%YMM15,%YMM0

    (3117) 0x5973eb VGATHERQPD	(%RBX,%YMM9,8),%YMM2{%K1}

    (3117) 0x5973f2 VFNMADD132PD	0x80(%RCX,%RAX,1),%YMM0,%YMM7

    (3117) 0x5973fc VGATHERQPD	(%RBX,%YMM11,8),%YMM14{%K4}

    (3117) 0x597403 VFNMADD132PD	0xa0(%RCX,%RAX,1),%YMM7,%YMM2

    (3117) 0x59740d VGATHERQPD	(%RBX,%YMM4,8),%YMM0{%K6}

    (3117) 0x597414 VFNMADD132PD	0xc0(%RCX,%RAX,1),%YMM2,%YMM14

    (3117) 0x59741e VFNMADD132PD	0xe0(%RCX,%RAX,1),%YMM14,%YMM0

    (3117) 0x597428 ADD	$0x100,%RAX

    (3117) 0x59742e CMP	%RAX,%R10

    (3117) 0x597431 JNE	597352

  (3116) 0x597437 VEXTRACTF64X2	$0x1,%YMM0,%XMM12

  (3116) 0x59743e VADDPD	%XMM0,%XMM12,%XMM1

  (3116) 0x597442 MOV	%R8,%RDX

  (3116) 0x597445 AND	$-0x4,%RDX

  (3116) 0x597449 ADD	%RDX,%RDI

  (3116) 0x59744c AND	$0x3,%R8D

  (3116) 0x597450 VUNPCKHPD	%XMM1,%XMM1,%XMM3

  (3116) 0x597454 VADDPD	%XMM1,%XMM3,%XMM14

  (3116) 0x597458 JE	5974a8

  (3116) 0x59745a LEA	(,%RDI,8),%R8

  (3116) 0x597462 LEA	0x1(%RDI),%R10

  (3116) 0x597466 MOV	(%R13,%R8,1),%RCX

  (3116) 0x59746b VMOVSD	(%R14,%R8,1),%XMM13

  (3116) 0x597471 VFNMADD231SD	(%RBX,%RCX,8),%XMM13,%XMM14

  (3116) 0x597477 CMP	%R15,%R10

  (3116) 0x59747a JGE	5974a8

  (3116) 0x59747c MOV	0x8(%R13,%R8,1),%RSI

  (3116) 0x597481 ADD	$0x2,%RDI

  (3116) 0x597485 VMOVSD	0x8(%R14,%R8,1),%XMM10

  (3116) 0x59748c VFNMADD231SD	(%RBX,%RSI,8),%XMM10,%XMM14

  (3116) 0x597492 CMP	%R15,%RDI

  (3116) 0x597495 JGE	5974a8

  (3116) 0x597497 MOV	0x10(%R13,%R8,1),%RDI

  (3116) 0x59749c VMOVSD	(%RBX,%RDI,8),%XMM15

  (3116) 0x5974a1 VFNMADD231SD	0x10(%R14,%R8,1),%XMM15,%XMM14

  (3116) 0x5974a8 MOV	0x38(%RSP),%R15

  (3116) 0x5974ad VMOVSD	%XMM14,(%R15,%R12,8)

  (3116) 0x5974b3 INC	%R12

  (3116) 0x5974b6 CMP	%R12,%R9

  (3116) 0x5974b9 JE	596ed0

  (3116) 0x5974bf MOV	(%R11,%R12,8),%RDI

  (3116) 0x5974c3 MOV	0x8(%R11,%R12,8),%R15

  (3116) 0x5974c8 CMP	%R15,%RDI

  (3116) 0x5974cb JL	597220

(3118) 0x5974d1 VMOVAPD	%XMM8,%XMM14

(3118) 0x5974d6 JMP	5974a8

0x5974d8 NOPL	(%RAX,%RAX,1)

0x5974e0 VMOVSD	0x18260(%RIP),%XMM1

0x5974e8 VCOMISD	%XMM1,%XMM8

0x5974ec JNE	597913

0x5974f2 VMOVSD	0x28(%RSP),%XMM8

0x5974f8 VCOMISD	%XMM1,%XMM8

0x5974fc JE	5987c5

0x597502 VCOMISD	%XMM4,%XMM8

0x597506 JNE	598aa7

0x59750c CMP	%R9,%R12

0x59750f JGE	596ed3

0x597515 MOV	%R14,%R11

0x597518 KXNORB	%K0,%K0,%K0

0x59751c MOV	%RSI,%R10

0x59751f MOV	%R13,%R14

0x597522 VMOVQ	0x18796(%RIP),%XMM10

0x59752a NOPW	(%RAX,%RAX,1)

(3132) 0x597530 MOV	0x30(%RSP),%R15

(3132) 0x597535 MOV	(%R10,%R12,8),%RDI

(3132) 0x597539 VMOVSD	(%R15,%R12,8),%XMM6

(3132) 0x59753f MOV	0x8(%R10,%R12,8),%R15

(3132) 0x597544 VXORPD	%XMM10,%XMM6,%XMM15

(3132) 0x597549 CMP	%R15,%RDI

(3132) 0x59754c JGE	5977dd

(3132) 0x597552 MOV	%R15,%R8

(3132) 0x597555 SUB	%RDI,%R8

(3132) 0x597558 LEA	-0x1(%R8),%RAX

(3132) 0x59755c CMP	$0x2,%RAX

(3132) 0x597560 JBE	597792

(3132) 0x597566 MOV	%R8,%R13

(3132) 0x597569 LEA	(,%RDI,8),%RDX

(3132) 0x597571 XOR	%EAX,%EAX

(3132) 0x597573 VXORPD	%XMM0,%XMM0,%XMM0

(3132) 0x597577 SHR	$0x2,%R13

(3132) 0x59757b SAL	$0x5,%R13

(3132) 0x59757f LEA	-0x20(%R13),%RSI

(3132) 0x597583 LEA	(%R11,%RDX,1),%RCX

(3132) 0x597587 ADD	%R14,%RDX

(3132) 0x59758a SHR	$0x5,%RSI

(3132) 0x59758e INC	%RSI

(3132) 0x597591 AND	$0x7,%ESI

(3132) 0x597594 JE	597684

(3132) 0x59759a CMP	$0x1,%RSI

(3132) 0x59759e JE	597661

(3132) 0x5975a4 CMP	$0x2,%RSI

(3132) 0x5975a8 JE	597647

(3132) 0x5975ae CMP	$0x3,%RSI

(3132) 0x5975b2 JE	59762d

(3132) 0x5975b4 CMP	$0x4,%RSI

(3132) 0x5975b8 JE	597613

(3132) 0x5975ba CMP	$0x5,%RSI

(3132) 0x5975be JE	5975f9

(3132) 0x5975c0 CMP	$0x6,%RSI

(3132) 0x5975c4 JE	5975df

(3132) 0x5975c6 VMOVDQU	(%RDX),%YMM11

(3132) 0x5975ca KMOVB	%K0,%K7

(3132) 0x5975ce MOV	$0x20,%EAX

(3132) 0x5975d3 VGATHERQPD	(%RBX,%YMM11,8),%YMM12{%K7}

(3132) 0x5975da VFNMADD231PD	(%RCX),%YMM12,%YMM0

(3132) 0x5975df VMOVDQU	(%RDX,%RAX,1),%YMM13

(3132) 0x5975e4 KMOVB	%K0,%K5

(3132) 0x5975e8 VGATHERQPD	(%RBX,%YMM13,8),%YMM8{%K5}

(3132) 0x5975ef VFNMADD231PD	(%RCX,%RAX,1),%YMM8,%YMM0

(3132) 0x5975f5 ADD	$0x20,%RAX

(3132) 0x5975f9 VMOVDQU	(%RDX,%RAX,1),%YMM14

(3132) 0x5975fe KMOVB	%K0,%K3

(3132) 0x597602 VGATHERQPD	(%RBX,%YMM14,8),%YMM2{%K3}

(3132) 0x597609 VFNMADD231PD	(%RCX,%RAX,1),%YMM2,%YMM0

(3132) 0x59760f ADD	$0x20,%RAX

(3132) 0x597613 VMOVDQU	(%RDX,%RAX,1),%YMM15

(3132) 0x597618 KMOVB	%K0,%K2

(3132) 0x59761c VGATHERQPD	(%RBX,%YMM15,8),%YMM3{%K2}

(3132) 0x597623 VFNMADD231PD	(%RCX,%RAX,1),%YMM3,%YMM0

(3132) 0x597629 ADD	$0x20,%RAX

(3132) 0x59762d VMOVDQU	(%RDX,%RAX,1),%YMM7

(3132) 0x597632 KMOVB	%K0,%K1

(3132) 0x597636 VGATHERQPD	(%RBX,%YMM7,8),%YMM5{%K1}

(3132) 0x59763d VFNMADD231PD	(%RCX,%RAX,1),%YMM5,%YMM0

(3132) 0x597643 ADD	$0x20,%RAX

(3132) 0x597647 VMOVDQU	(%RDX,%RAX,1),%YMM9

(3132) 0x59764c KMOVB	%K0,%K4

(3132) 0x597650 VGATHERQPD	(%RBX,%YMM9,8),%YMM1{%K4}

(3132) 0x597657 VFNMADD231PD	(%RCX,%RAX,1),%YMM1,%YMM0

(3132) 0x59765d ADD	$0x20,%RAX

(3132) 0x597661 VMOVDQU	(%RDX,%RAX,1),%YMM4

(3132) 0x597666 KMOVB	%K0,%K6

(3132) 0x59766a VGATHERQPD	(%RBX,%YMM4,8),%YMM11{%K6}

(3132) 0x597671 VFNMADD231PD	(%RCX,%RAX,1),%YMM11,%YMM0

(3132) 0x597677 ADD	$0x20,%RAX

(3132) 0x59767b CMP	%R13,%RAX

(3132) 0x59767e JE	597769

  (3133) 0x597684 VMOVDQU	(%RDX,%RAX,1),%YMM12

  (3133) 0x597689 KMOVB	%K0,%K7

  (3133) 0x59768d VMOVDQU	0x20(%RDX,%RAX,1),%YMM8

  (3133) 0x597693 KMOVB	%K0,%K5

  (3133) 0x597697 VMOVDQU	0x40(%RDX,%RAX,1),%YMM2

  (3133) 0x59769d VMOVDQU	0x60(%RDX,%RAX,1),%YMM3

  (3133) 0x5976a3 KMOVB	%K0,%K3

  (3133) 0x5976a7 VMOVDQU	0x80(%RDX,%RAX,1),%YMM7

  (3133) 0x5976b0 VMOVDQU	0xa0(%RDX,%RAX,1),%YMM5

  (3133) 0x5976b9 KMOVB	%K0,%K2

  (3133) 0x5976bd VMOVDQU	0xc0(%RDX,%RAX,1),%YMM11

  (3133) 0x5976c6 KMOVB	%K0,%K1

  (3133) 0x5976ca KMOVB	%K0,%K4

  (3133) 0x5976ce KMOVB	%K0,%K6

  (3133) 0x5976d2 VGATHERQPD	(%RBX,%YMM12,8),%YMM13{%K7}

  (3133) 0x5976d9 VMOVDQU	0xe0(%RDX,%RAX,1),%YMM12

  (3133) 0x5976e2 KMOVB	%K0,%K7

  (3133) 0x5976e6 VFNMADD231PD	(%RCX,%RAX,1),%YMM13,%YMM0

  (3133) 0x5976ec VGATHERQPD	(%RBX,%YMM8,8),%YMM14{%K5}

  (3133) 0x5976f3 VGATHERQPD	(%RBX,%YMM2,8),%YMM15{%K3}

  (3133) 0x5976fa VFNMADD231PD	0x20(%RCX,%RAX,1),%YMM14,%YMM0

  (3133) 0x597701 VFNMADD132PD	0x40(%RCX,%RAX,1),%YMM0,%YMM15

  (3133) 0x597708 VGATHERQPD	(%RBX,%YMM7,8),%YMM9{%K1}

  (3133) 0x59770f VGATHERQPD	(%RBX,%YMM3,8),%YMM0{%K2}

  (3133) 0x597716 VGATHERQPD	(%RBX,%YMM5,8),%YMM4{%K4}

  (3133) 0x59771d VFNMADD132PD	0x60(%RCX,%RAX,1),%YMM15,%YMM0

  (3133) 0x597724 VGATHERQPD	(%RBX,%YMM11,8),%YMM1{%K6}

  (3133) 0x59772b VFNMADD132PD	0x80(%RCX,%RAX,1),%YMM0,%YMM9

  (3133) 0x597735 VFNMADD132PD	0xa0(%RCX,%RAX,1),%YMM9,%YMM4

  (3133) 0x59773f VFNMADD132PD	0xc0(%RCX,%RAX,1),%YMM4,%YMM1

  (3133) 0x597749 VGATHERQPD	(%RBX,%YMM12,8),%YMM0{%K7}

  (3133) 0x597750 VFNMADD132PD	0xe0(%RCX,%RAX,1),%YMM1,%YMM0

  (3133) 0x59775a ADD	$0x100,%RAX

  (3133) 0x597760 CMP	%R13,%RAX

  (3133) 0x597763 JNE	597684

(3132) 0x597769 VEXTRACTF64X2	$0x1,%YMM0,%XMM13

(3132) 0x597770 VADDPD	%XMM0,%XMM13,%XMM8

(3132) 0x597774 MOV	%R8,%RDX

(3132) 0x597777 AND	$-0x4,%RDX

(3132) 0x59777b ADD	%RDX,%RDI

(3132) 0x59777e AND	$0x3,%R8D

(3132) 0x597782 VUNPCKHPD	%XMM8,%XMM8,%XMM14

(3132) 0x597787 VADDPD	%XMM8,%XMM14,%XMM2

(3132) 0x59778c VSUBSD	%XMM6,%XMM2,%XMM15

(3132) 0x597790 JE	5977dd

(3132) 0x597792 LEA	(,%RDI,8),%R8

(3132) 0x59779a LEA	0x1(%RDI),%R13

(3132) 0x59779e MOV	(%R14,%R8,1),%RCX

(3132) 0x5977a2 VMOVSD	(%RBX,%RCX,8),%XMM6

(3132) 0x5977a7 VFNMADD231SD	(%R11,%R8,1),%XMM6,%XMM15

(3132) 0x5977ad CMP	%R13,%R15

(3132) 0x5977b0 JLE	5977dd

(3132) 0x5977b2 MOV	0x8(%R14,%R8,1),%RSI

(3132) 0x5977b7 ADD	$0x2,%RDI

(3132) 0x5977bb VMOVSD	(%RBX,%RSI,8),%XMM3

(3132) 0x5977c0 VFNMADD231SD	0x8(%R11,%R8,1),%XMM3,%XMM15

(3132) 0x5977c7 CMP	%R15,%RDI

(3132) 0x5977ca JGE	5977dd

(3132) 0x5977cc MOV	0x10(%R14,%R8,1),%RDI

(3132) 0x5977d1 VMOVSD	(%RBX,%RDI,8),%XMM7

(3132) 0x5977d6 VFNMADD231SD	0x10(%R11,%R8,1),%XMM7,%XMM15

(3132) 0x5977dd MOV	0x38(%RSP),%R15

(3132) 0x5977e2 VMOVSD	%XMM15,(%R15,%R12,8)

(3132) 0x5977e8 INC	%R12

(3132) 0x5977eb CMP	%R12,%R9

(3132) 0x5977ee JNE	597530

0x5977f4 JMP	596ed0

0x5977f9 NOPL	(%RAX)

0x597800 MOV	0x2aaf9(%RIP),%RDI

0x597807 MOV	$0x5b2b2e,%EDX

0x59780c MOV	%RSI,0x18(%RSP)

0x597811 XOR	%EAX,%EAX

0x597813 MOV	$0x5b1f74,%ESI

0x597818 MOV	%R9,0x10(%RSP)

0x59781d VMOVSD	%XMM8,0x20(%RSP)

0x597823 CALL	5a6f00 <hypre_fprintf>

0x597828 MOV	$0xfa,%ESI

0x59782d XOR	%ECX,%ECX

0x59782f MOV	$0x1,%EDX

0x597834 MOV	$0x5b2b50,%EDI

0x597839 CALL	5aaec0 <hypre_error_handler>

0x59783e MOV	0x18(%RSP),%RSI

0x597843 MOV	0x10(%RSP),%R9

0x597848 VMOVSD	0x20(%RSP),%XMM8

0x59784e JMP	596b9e

0x597853 NOPW	%CS:(%RAX,%RAX,1)

0x59785e XCHG	%AX,%AX

0x597860 MOV	0x2aa99(%RIP),%RDI

0x597867 MOV	$0x5b2ba8,%EDX

0x59786c MOV	%RSI,0x18(%RSP)

0x597871 XOR	%EAX,%EAX

0x597873 MOV	$0x5b1f74,%ESI

0x597878 MOV	%R9,0x10(%RSP)

0x59787d VMOVSD	%XMM8,0x20(%RSP)

0x597883 CALL	5a6f00 <hypre_fprintf>

0x597888 MOV	$0xf9,%ESI

0x59788d XOR	%ECX,%ECX

0x59788f MOV	$0x1,%EDX

0x597894 MOV	$0x5b2b50,%EDI

0x597899 CALL	5aaec0 <hypre_error_handler>

0x59789e MOV	0x18(%RSP),%RSI

0x5978a3 MOV	0x10(%RSP),%R9

0x5978a8 VMOVSD	0x20(%RSP),%XMM8

0x5978ae JMP	596b8c

0x5978b3 NOPW	%CS:(%RAX,%RAX,1)

0x5978be XCHG	%AX,%AX

0x5978c0 MOV	0x2aa39(%RIP),%RDI

0x5978c7 MOV	$0x5b29da,%EDX

0x5978cc MOV	%RAX,0x10(%RSP)

0x5978d1 MOV	%RSI,0x18(%RSP)

0x5978d6 XOR	%EAX,%EAX

0x5978d8 MOV	$0x5b1f74,%ESI

0x5978dd VMOVSD	%XMM8,0x20(%RSP)

0x5978e3 CALL	5a6f00 <hypre_fprintf>

0x5978e8 MOV	$0xf8,%ESI

0x5978ed XOR	%ECX,%ECX

0x5978ef MOV	$0x1,%EDX

0x5978f4 MOV	$0x5b2b50,%EDI

0x5978f9 CALL	5aaec0 <hypre_error_handler>

0x5978fe MOV	0x18(%RSP),%RSI

0x597903 MOV	0x10(%RSP),%R9

0x597908 VMOVSD	0x20(%RSP),%XMM8

0x59790e JMP	596b7a

0x597913 VMOVSD	0x28(%RSP),%XMM2

0x597919 VCOMISD	%XMM1,%XMM2

0x59791d JE	5984e7

0x597923 VCOMISD	%XMM4,%XMM2

0x597927 JNE	598d89

0x59792d CMP	%R9,%R12

0x597930 JGE	596ed3

0x597936 MOV	%R14,%R11

0x597939 KXNORB	%K0,%K0,%K0

0x59793d MOV	%RSI,%R10

0x597940 MOV	%R13,%R14

0x597943 VMOVQ	0x18375(%RIP),%XMM5

0x59794b NOPL	(%RAX,%RAX,1)

(3126) 0x597950 MOV	0x30(%RSP),%R15

(3126) 0x597955 MOV	(%R10,%R12,8),%RDI

(3126) 0x597959 VMULSD	(%R15,%R12,8),%XMM8,%XMM2

(3126) 0x59795f MOV	0x8(%R10,%R12,8),%R15

(3126) 0x597964 VXORPD	%XMM5,%XMM2,%XMM6

(3126) 0x597968 CMP	%R15,%RDI

(3126) 0x59796b JGE	597bfe

(3126) 0x597971 MOV	%R15,%R8

(3126) 0x597974 SUB	%RDI,%R8

(3126) 0x597977 LEA	-0x1(%R8),%RAX

(3126) 0x59797b CMP	$0x2,%RAX

(3126) 0x59797f JBE	597bb1

(3126) 0x597985 MOV	%R8,%R13

(3126) 0x597988 LEA	(,%RDI,8),%RDX

(3126) 0x597990 XOR	%EAX,%EAX

(3126) 0x597992 VXORPD	%XMM0,%XMM0,%XMM0

(3126) 0x597996 SHR	$0x2,%R13

(3126) 0x59799a SAL	$0x5,%R13

(3126) 0x59799e LEA	-0x20(%R13),%RSI

(3126) 0x5979a2 LEA	(%R11,%RDX,1),%RCX

(3126) 0x5979a6 ADD	%R14,%RDX

(3126) 0x5979a9 SHR	$0x5,%RSI

(3126) 0x5979ad INC	%RSI

(3126) 0x5979b0 AND	$0x7,%ESI

(3126) 0x5979b3 JE	597aa3

(3126) 0x5979b9 CMP	$0x1,%RSI

(3126) 0x5979bd JE	597a80

(3126) 0x5979c3 CMP	$0x2,%RSI

(3126) 0x5979c7 JE	597a66

(3126) 0x5979cd CMP	$0x3,%RSI

(3126) 0x5979d1 JE	597a4c

(3126) 0x5979d3 CMP	$0x4,%RSI

(3126) 0x5979d7 JE	597a32

(3126) 0x5979d9 CMP	$0x5,%RSI

(3126) 0x5979dd JE	597a18

(3126) 0x5979df CMP	$0x6,%RSI

(3126) 0x5979e3 JE	5979fe

(3126) 0x5979e5 VMOVDQU	(%RDX),%YMM4

(3126) 0x5979e9 KMOVB	%K0,%K1

(3126) 0x5979ed MOV	$0x20,%EAX

(3126) 0x5979f2 VGATHERQPD	(%RBX,%YMM4,8),%YMM1{%K1}

(3126) 0x5979f9 VFNMADD231PD	(%RCX),%YMM1,%YMM0

(3126) 0x5979fe VMOVDQU	(%RDX,%RAX,1),%YMM9

(3126) 0x597a03 KMOVB	%K0,%K4

(3126) 0x597a07 VGATHERQPD	(%RBX,%YMM9,8),%YMM10{%K4}

(3126) 0x597a0e VFNMADD231PD	(%RCX,%RAX,1),%YMM10,%YMM0

(3126) 0x597a14 ADD	$0x20,%RAX

(3126) 0x597a18 VMOVDQU	(%RDX,%RAX,1),%YMM11

(3126) 0x597a1d KMOVB	%K0,%K6

(3126) 0x597a21 VGATHERQPD	(%RBX,%YMM11,8),%YMM12{%K6}

(3126) 0x597a28 VFNMADD231PD	(%RCX,%RAX,1),%YMM12,%YMM0

(3126) 0x597a2e ADD	$0x20,%RAX

(3126) 0x597a32 VMOVDQU	(%RDX,%RAX,1),%YMM13

(3126) 0x597a37 KMOVB	%K0,%K7

(3126) 0x597a3b VGATHERQPD	(%RBX,%YMM13,8),%YMM6{%K7}

(3126) 0x597a42 VFNMADD231PD	(%RCX,%RAX,1),%YMM6,%YMM0

(3126) 0x597a48 ADD	$0x20,%RAX

(3126) 0x597a4c VMOVDQU	(%RDX,%RAX,1),%YMM14

(3126) 0x597a51 KMOVB	%K0,%K5

(3126) 0x597a55 VGATHERQPD	(%RBX,%YMM14,8),%YMM15{%K5}

(3126) 0x597a5c VFNMADD231PD	(%RCX,%RAX,1),%YMM15,%YMM0

(3126) 0x597a62 ADD	$0x20,%RAX

(3126) 0x597a66 VMOVDQU	(%RDX,%RAX,1),%YMM3

(3126) 0x597a6b KMOVB	%K0,%K3

(3126) 0x597a6f VGATHERQPD	(%RBX,%YMM3,8),%YMM7{%K3}

(3126) 0x597a76 VFNMADD231PD	(%RCX,%RAX,1),%YMM7,%YMM0

(3126) 0x597a7c ADD	$0x20,%RAX

(3126) 0x597a80 VMOVDQU	(%RDX,%RAX,1),%YMM4

(3126) 0x597a85 KMOVB	%K0,%K2

(3126) 0x597a89 VGATHERQPD	(%RBX,%YMM4,8),%YMM1{%K2}

(3126) 0x597a90 VFNMADD231PD	(%RCX,%RAX,1),%YMM1,%YMM0

(3126) 0x597a96 ADD	$0x20,%RAX

(3126) 0x597a9a CMP	%RAX,%R13

(3126) 0x597a9d JE	597b88

  (3127) 0x597aa3 VMOVDQU	(%RDX,%RAX,1),%YMM9

  (3127) 0x597aa8 KMOVB	%K0,%K1

  (3127) 0x597aac VMOVDQU	0x20(%RDX,%RAX,1),%YMM11

  (3127) 0x597ab2 KMOVB	%K0,%K4

  (3127) 0x597ab6 VMOVDQU	0x40(%RDX,%RAX,1),%YMM13

  (3127) 0x597abc VMOVDQU	0x60(%RDX,%RAX,1),%YMM6

  (3127) 0x597ac2 KMOVB	%K0,%K6

  (3127) 0x597ac6 VMOVDQU	0x80(%RDX,%RAX,1),%YMM15

  (3127) 0x597acf VMOVDQU	0xa0(%RDX,%RAX,1),%YMM7

  (3127) 0x597ad8 KMOVB	%K0,%K7

  (3127) 0x597adc KMOVB	%K0,%K5

  (3127) 0x597ae0 KMOVB	%K0,%K3

  (3127) 0x597ae4 KMOVB	%K0,%K2

  (3127) 0x597ae8 VGATHERQPD	(%RBX,%YMM9,8),%YMM10{%K1}

  (3127) 0x597aef VMOVDQU	0xc0(%RDX,%RAX,1),%YMM9

  (3127) 0x597af8 VFNMADD231PD	(%RCX,%RAX,1),%YMM10,%YMM0

  (3127) 0x597afe VMOVDQU	0xe0(%RDX,%RAX,1),%YMM10

  (3127) 0x597b07 KMOVB	%K0,%K1

  (3127) 0x597b0b VGATHERQPD	(%RBX,%YMM11,8),%YMM12{%K4}

  (3127) 0x597b12 VFNMADD231PD	0x20(%RCX,%RAX,1),%YMM12,%YMM0

  (3127) 0x597b19 VGATHERQPD	(%RBX,%YMM13,8),%YMM14{%K6}

  (3127) 0x597b20 VGATHERQPD	(%RBX,%YMM15,8),%YMM3{%K5}

  (3127) 0x597b27 VFNMADD132PD	0x40(%RCX,%RAX,1),%YMM0,%YMM14

  (3127) 0x597b2e VGATHERQPD	(%RBX,%YMM7,8),%YMM4{%K3}

  (3127) 0x597b35 VGATHERQPD	(%RBX,%YMM6,8),%YMM0{%K7}

  (3127) 0x597b3c VFNMADD132PD	0x60(%RCX,%RAX,1),%YMM14,%YMM0

  (3127) 0x597b43 VFNMADD132PD	0x80(%RCX,%RAX,1),%YMM0,%YMM3

  (3127) 0x597b4d VFNMADD132PD	0xa0(%RCX,%RAX,1),%YMM3,%YMM4

  (3127) 0x597b57 VGATHERQPD	(%RBX,%YMM9,8),%YMM1{%K2}

  (3127) 0x597b5e VGATHERQPD	(%RBX,%YMM10,8),%YMM0{%K1}

  (3127) 0x597b65 VFNMADD132PD	0xc0(%RCX,%RAX,1),%YMM4,%YMM1

  (3127) 0x597b6f VFNMADD132PD	0xe0(%RCX,%RAX,1),%YMM1,%YMM0

  (3127) 0x597b79 ADD	$0x100,%RAX

  (3127) 0x597b7f CMP	%RAX,%R13

  (3127) 0x597b82 JNE	597aa3

(3126) 0x597b88 VEXTRACTF64X2	$0x1,%YMM0,%XMM11

(3126) 0x597b8f VADDPD	%XMM0,%XMM11,%XMM12

(3126) 0x597b93 MOV	%R8,%RDX

(3126) 0x597b96 AND	$-0x4,%RDX

(3126) 0x597b9a ADD	%RDX,%RDI

(3126) 0x597b9d AND	$0x3,%R8D

(3126) 0x597ba1 VUNPCKHPD	%XMM12,%XMM12,%XMM13

(3126) 0x597ba6 VADDPD	%XMM12,%XMM13,%XMM14

(3126) 0x597bab VSUBSD	%XMM2,%XMM14,%XMM6

(3126) 0x597baf JE	597bfe

(3126) 0x597bb1 LEA	(,%RDI,8),%R8

(3126) 0x597bb9 LEA	0x1(%RDI),%R13

(3126) 0x597bbd MOV	(%R14,%R8,1),%RCX

(3126) 0x597bc1 VMOVSD	(%R11,%R8,1),%XMM2

(3126) 0x597bc7 VFNMADD231SD	(%RBX,%RCX,8),%XMM2,%XMM6

(3126) 0x597bcd CMP	%R13,%R15

(3126) 0x597bd0 JLE	597bfe

(3126) 0x597bd2 MOV	0x8(%R14,%R8,1),%RSI

(3126) 0x597bd7 ADD	$0x2,%RDI

(3126) 0x597bdb VMOVSD	0x8(%R11,%R8,1),%XMM15

(3126) 0x597be2 VFNMADD231SD	(%RBX,%RSI,8),%XMM15,%XMM6

(3126) 0x597be8 CMP	%RDI,%R15

(3126) 0x597beb JLE	597bfe

(3126) 0x597bed MOV	0x10(%R14,%R8,1),%RDI

(3126) 0x597bf2 VMOVSD	(%RBX,%RDI,8),%XMM3

(3126) 0x597bf7 VFNMADD231SD	0x10(%R11,%R8,1),%XMM3,%XMM6

(3126) 0x597bfe MOV	0x38(%RSP),%R15

(3126) 0x597c03 VMOVSD	%XMM6,(%R15,%R12,8)

(3126) 0x597c09 INC	%R12

(3126) 0x597c0c CMP	%R12,%R9

(3126) 0x597c0f JNE	597950

0x597c15 JMP	596ed0

0x597c1a CMP	%R9,%R12

0x597c1d JGE	596ed3

0x597c23 MOV	%R14,%R11

0x597c26 KXNORB	%K0,%K0,%K0

0x597c2a MOV	%RSI,%R10

0x597c2d MOV	%R13,%R14

0x597c30 VMOVQ	0x18088(%RIP),%XMM10

0x597c38 NOPL	(%RAX,%RAX,1)

(3134) 0x597c40 MOV	0x30(%RSP),%R15

(3134) 0x597c45 MOV	(%R10,%R12,8),%RDI

(3134) 0x597c49 VMOVSD	(%R15,%R12,8),%XMM3

(3134) 0x597c4f MOV	0x8(%R10,%R12,8),%R15

(3134) 0x597c54 VXORPD	%XMM10,%XMM3,%XMM1

(3134) 0x597c59 CMP	%R15,%RDI

(3134) 0x597c5c JGE	597eed

(3134) 0x597c62 MOV	%R15,%R8

(3134) 0x597c65 SUB	%RDI,%R8

(3134) 0x597c68 LEA	-0x1(%R8),%RAX

(3134) 0x597c6c CMP	$0x2,%RAX

(3134) 0x597c70 JBE	597ea2

(3134) 0x597c76 MOV	%R8,%R13

(3134) 0x597c79 LEA	(,%RDI,8),%RDX

(3134) 0x597c81 XOR	%EAX,%EAX

(3134) 0x597c83 VXORPD	%XMM0,%XMM0,%XMM0

(3134) 0x597c87 SHR	$0x2,%R13

(3134) 0x597c8b SAL	$0x5,%R13

(3134) 0x597c8f LEA	-0x20(%R13),%RSI

(3134) 0x597c93 LEA	(%R11,%RDX,1),%RCX

(3134) 0x597c97 ADD	%R14,%RDX

(3134) 0x597c9a SHR	$0x5,%RSI

(3134) 0x597c9e INC	%RSI

(3134) 0x597ca1 AND	$0x7,%ESI

(3134) 0x597ca4 JE	597d94

(3134) 0x597caa CMP	$0x1,%RSI

(3134) 0x597cae JE	597d71

(3134) 0x597cb4 CMP	$0x2,%RSI

(3134) 0x597cb8 JE	597d57

(3134) 0x597cbe CMP	$0x3,%RSI

(3134) 0x597cc2 JE	597d3d

(3134) 0x597cc4 CMP	$0x4,%RSI

(3134) 0x597cc8 JE	597d23

(3134) 0x597cca CMP	$0x5,%RSI

(3134) 0x597cce JE	597d09

(3134) 0x597cd0 CMP	$0x6,%RSI

(3134) 0x597cd4 JE	597cef

(3134) 0x597cd6 VMOVDQU	(%RDX),%YMM9

(3134) 0x597cda KMOVB	%K0,%K1

(3134) 0x597cde MOV	$0x20,%EAX

(3134) 0x597ce3 VGATHERQPD	(%RBX,%YMM9,8),%YMM2{%K1}

(3134) 0x597cea VFMADD231PD	(%RCX),%YMM2,%YMM0

(3134) 0x597cef VMOVDQU	(%RDX,%RAX,1),%YMM4

(3134) 0x597cf4 KMOVB	%K0,%K4

(3134) 0x597cf8 VGATHERQPD	(%RBX,%YMM4,8),%YMM11{%K4}

(3134) 0x597cff VFMADD231PD	(%RCX,%RAX,1),%YMM11,%YMM0

(3134) 0x597d05 ADD	$0x20,%RAX

(3134) 0x597d09 VMOVDQU	(%RDX,%RAX,1),%YMM14

(3134) 0x597d0e KMOVB	%K0,%K6

(3134) 0x597d12 VGATHERQPD	(%RBX,%YMM14,8),%YMM1{%K6}

(3134) 0x597d19 VFMADD231PD	(%RCX,%RAX,1),%YMM1,%YMM0

(3134) 0x597d1f ADD	$0x20,%RAX

(3134) 0x597d23 VMOVDQU	(%RDX,%RAX,1),%YMM12

(3134) 0x597d28 KMOVB	%K0,%K7

(3134) 0x597d2c VGATHERQPD	(%RBX,%YMM12,8),%YMM13{%K7}

(3134) 0x597d33 VFMADD231PD	(%RCX,%RAX,1),%YMM13,%YMM0

(3134) 0x597d39 ADD	$0x20,%RAX

(3134) 0x597d3d VMOVDQU	(%RDX,%RAX,1),%YMM8

(3134) 0x597d42 KMOVB	%K0,%K5

(3134) 0x597d46 VGATHERQPD	(%RBX,%YMM8,8),%YMM5{%K5}

(3134) 0x597d4d VFMADD231PD	(%RCX,%RAX,1),%YMM5,%YMM0

(3134) 0x597d53 ADD	$0x20,%RAX

(3134) 0x597d57 VMOVDQU	(%RDX,%RAX,1),%YMM15

(3134) 0x597d5c KMOVB	%K0,%K3

(3134) 0x597d60 VGATHERQPD	(%RBX,%YMM15,8),%YMM6{%K3}

(3134) 0x597d67 VFMADD231PD	(%RCX,%RAX,1),%YMM6,%YMM0

(3134) 0x597d6d ADD	$0x20,%RAX

(3134) 0x597d71 VMOVDQU	(%RDX,%RAX,1),%YMM7

(3134) 0x597d76 KMOVB	%K0,%K2

(3134) 0x597d7a VGATHERQPD	(%RBX,%YMM7,8),%YMM9{%K2}

(3134) 0x597d81 VFMADD231PD	(%RCX,%RAX,1),%YMM9,%YMM0

(3134) 0x597d87 ADD	$0x20,%RAX

(3134) 0x597d8b CMP	%R13,%RAX

(3134) 0x597d8e JE	597e79

  (3135) 0x597d94 VMOVDQU	(%RDX,%RAX,1),%YMM2

  (3135) 0x597d99 KMOVB	%K0,%K1

  (3135) 0x597d9d VMOVDQU	0x20(%RDX,%RAX,1),%YMM11

  (3135) 0x597da3 KMOVB	%K0,%K4

  (3135) 0x597da7 VMOVDQU	0x40(%RDX,%RAX,1),%YMM12

  (3135) 0x597dad VMOVDQU	0x60(%RDX,%RAX,1),%YMM13

  (3135) 0x597db3 KMOVB	%K0,%K6

  (3135) 0x597db7 VMOVDQU	0x80(%RDX,%RAX,1),%YMM8

  (3135) 0x597dc0 VMOVDQU	0xa0(%RDX,%RAX,1),%YMM5

  (3135) 0x597dc9 KMOVB	%K0,%K7

  (3135) 0x597dcd VMOVDQU	0xc0(%RDX,%RAX,1),%YMM7

  (3135) 0x597dd6 KMOVB	%K0,%K5

  (3135) 0x597dda KMOVB	%K0,%K3

  (3135) 0x597dde KMOVB	%K0,%K2

  (3135) 0x597de2 VGATHERQPD	(%RBX,%YMM2,8),%YMM4{%K1}

  (3135) 0x597de9 VMOVDQU	0xe0(%RDX,%RAX,1),%YMM2

  (3135) 0x597df2 KMOVB	%K0,%K1

  (3135) 0x597df6 VFMADD231PD	(%RCX,%RAX,1),%YMM4,%YMM0

  (3135) 0x597dfc VGATHERQPD	(%RBX,%YMM11,8),%YMM14{%K4}

  (3135) 0x597e03 VGATHERQPD	(%RBX,%YMM12,8),%YMM1{%K6}

  (3135) 0x597e0a VFMADD231PD	0x20(%RCX,%RAX,1),%YMM14,%YMM0

  (3135) 0x597e11 VFMADD132PD	0x40(%RCX,%RAX,1),%YMM0,%YMM1

  (3135) 0x597e18 VGATHERQPD	(%RBX,%YMM8,8),%YMM15{%K5}

  (3135) 0x597e1f VGATHERQPD	(%RBX,%YMM13,8),%YMM0{%K7}

  (3135) 0x597e26 VGATHERQPD	(%RBX,%YMM5,8),%YMM6{%K3}

  (3135) 0x597e2d VFMADD132PD	0x60(%RCX,%RAX,1),%YMM1,%YMM0

  (3135) 0x597e34 VGATHERQPD	(%RBX,%YMM7,8),%YMM9{%K2}

  (3135) 0x597e3b VFMADD132PD	0x80(%RCX,%RAX,1),%YMM0,%YMM15

  (3135) 0x597e45 VFMADD132PD	0xa0(%RCX,%RAX,1),%YMM15,%YMM6

  (3135) 0x597e4f VFMADD132PD	0xc0(%RCX,%RAX,1),%YMM6,%YMM9

  (3135) 0x597e59 VGATHERQPD	(%RBX,%YMM2,8),%YMM0{%K1}

  (3135) 0x597e60 VFMADD132PD	0xe0(%RCX,%RAX,1),%YMM9,%YMM0

  (3135) 0x597e6a ADD	$0x100,%RAX

  (3135) 0x597e70 CMP	%R13,%RAX

  (3135) 0x597e73 JNE	597d94

(3134) 0x597e79 VEXTRACTF64X2	$0x1,%YMM0,%XMM4

(3134) 0x597e80 VADDPD	%XMM0,%XMM4,%XMM11

(3134) 0x597e84 MOV	%R8,%RDX

(3134) 0x597e87 AND	$-0x4,%RDX

(3134) 0x597e8b ADD	%RDX,%RDI

(3134) 0x597e8e AND	$0x3,%R8D

(3134) 0x597e92 VUNPCKHPD	%XMM11,%XMM11,%XMM14

(3134) 0x597e97 VADDPD	%XMM11,%XMM14,%XMM12

(3134) 0x597e9c VSUBSD	%XMM3,%XMM12,%XMM1

(3134) 0x597ea0 JE	597eed

(3134) 0x597ea2 LEA	(,%RDI,8),%R8

(3134) 0x597eaa LEA	0x1(%RDI),%R13

(3134) 0x597eae MOV	(%R14,%R8,1),%RCX

(3134) 0x597eb2 VMOVSD	(%RBX,%RCX,8),%XMM3

(3134) 0x597eb7 VFMADD231SD	(%R11,%R8,1),%XMM3,%XMM1

(3134) 0x597ebd CMP	%R15,%R13

(3134) 0x597ec0 JGE	597eed

(3134) 0x597ec2 MOV	0x8(%R14,%R8,1),%RSI

(3134) 0x597ec7 ADD	$0x2,%RDI

(3134) 0x597ecb VMOVSD	(%RBX,%RSI,8),%XMM13

(3134) 0x597ed0 VFMADD231SD	0x8(%R11,%R8,1),%XMM13,%XMM1

(3134) 0x597ed7 CMP	%R15,%RDI

(3134) 0x597eda JGE	597eed

(3134) 0x597edc MOV	0x10(%R14,%R8,1),%RDI

(3134) 0x597ee1 VMOVSD	(%RBX,%RDI,8),%XMM8

(3134) 0x597ee6 VFMADD231SD	0x10(%R11,%R8,1),%XMM8,%XMM1

(3134) 0x597eed MOV	0x38(%RSP),%R15

(3134) 0x597ef2 VMOVSD	%XMM1,(%R15,%R12,8)

(3134) 0x597ef8 INC	%R12

(3134) 0x597efb CMP	%R12,%R9

(3134) 0x597efe JNE	597c40

0x597f04 JMP	596ed0

0x597f09 CMP	%R9,%R12

0x597f0c JGE	596ed3

0x597f12 MOV	%RSI,%R11

0x597f15 KXNORB	%K0,%K0,%K0

0x597f19 MOV	(%R11,%R12,8),%RDI

0x597f1d MOV	0x8(%R11,%R12,8),%R15

0x597f22 CMP	%R15,%RDI

0x597f25 JGE	5981e5

0x597f2b NOPL	(%RAX,%RAX,1)

  (3113) 0x597f30 MOV	%R15,%R8

  (3113) 0x597f33 SUB	%RDI,%R8

  (3113) 0x597f36 LEA	-0x1(%R8),%R10

  (3113) 0x597f3a CMP	$0x2,%R10

  (3113) 0x597f3e JBE	5981fe

  (3113) 0x597f44 MOV	%R8,%R10

  (3113) 0x597f47 LEA	(,%RDI,8),%RDX

  (3113) 0x597f4f XOR	%EAX,%EAX

  (3113) 0x597f51 VXORPD	%XMM0,%XMM0,%XMM0

  (3113) 0x597f55 SHR	$0x2,%R10

  (3113) 0x597f59 SAL	$0x5,%R10

  (3113) 0x597f5d LEA	-0x20(%R10),%RSI

  (3113) 0x597f61 LEA	(%R14,%RDX,1),%RCX

  (3113) 0x597f65 ADD	%R13,%RDX

  (3113) 0x597f68 SHR	$0x5,%RSI

  (3113) 0x597f6c INC	%RSI

  (3113) 0x597f6f AND	$0x7,%ESI

  (3113) 0x597f72 JE	598062

  (3113) 0x597f78 CMP	$0x1,%RSI

  (3113) 0x597f7c JE	59803f

  (3113) 0x597f82 CMP	$0x2,%RSI

  (3113) 0x597f86 JE	598025

  (3113) 0x597f8c CMP	$0x3,%RSI

  (3113) 0x597f90 JE	59800b

  (3113) 0x597f92 CMP	$0x4,%RSI

  (3113) 0x597f96 JE	597ff1

  (3113) 0x597f98 CMP	$0x5,%RSI

  (3113) 0x597f9c JE	597fd7

  (3113) 0x597f9e CMP	$0x6,%RSI

  (3113) 0x597fa2 JE	597fbd

  (3113) 0x597fa4 VMOVDQU	(%RDX),%YMM5

  (3113) 0x597fa8 KMOVB	%K0,%K4

  (3113) 0x597fac MOV	$0x20,%EAX

  (3113) 0x597fb1 VGATHERQPD	(%RBX,%YMM5,8),%YMM6{%K4}

  (3113) 0x597fb8 VFMADD231PD	(%RCX),%YMM6,%YMM0

  (3113) 0x597fbd VMOVDQU	(%RDX,%RAX,1),%YMM7

  (3113) 0x597fc2 KMOVB	%K0,%K6

  (3113) 0x597fc6 VGATHERQPD	(%RBX,%YMM7,8),%YMM9{%K6}

  (3113) 0x597fcd VFMADD231PD	(%RCX,%RAX,1),%YMM9,%YMM0

  (3113) 0x597fd3 ADD	$0x20,%RAX

  (3113) 0x597fd7 VMOVDQU	(%RDX,%RAX,1),%YMM2

  (3113) 0x597fdc KMOVB	%K0,%K7

  (3113) 0x597fe0 VGATHERQPD	(%RBX,%YMM2,8),%YMM4{%K7}

  (3113) 0x597fe7 VFMADD231PD	(%RCX,%RAX,1),%YMM4,%YMM0

  (3113) 0x597fed ADD	$0x20,%RAX

  (3113) 0x597ff1 VMOVDQU	(%RDX,%RAX,1),%YMM11

  (3113) 0x597ff6 KMOVB	%K0,%K5

  (3113) 0x597ffa VGATHERQPD	(%RBX,%YMM11,8),%YMM14{%K5}

  (3113) 0x598001 VFMADD231PD	(%RCX,%RAX,1),%YMM14,%YMM0

  (3113) 0x598007 ADD	$0x20,%RAX

  (3113) 0x59800b VMOVDQU	(%RDX,%RAX,1),%YMM12

  (3113) 0x598010 KMOVB	%K0,%K3

  (3113) 0x598014 VGATHERQPD	(%RBX,%YMM12,8),%YMM1{%K3}

  (3113) 0x59801b VFMADD231PD	(%RCX,%RAX,1),%YMM1,%YMM0

  (3113) 0x598021 ADD	$0x20,%RAX

  (3113) 0x598025 VMOVDQU	(%RDX,%RAX,1),%YMM3

  (3113) 0x59802a KMOVB	%K0,%K2

  (3113) 0x59802e VGATHERQPD	(%RBX,%YMM3,8),%YMM13{%K2}

  (3113) 0x598035 VFMADD231PD	(%RCX,%RAX,1),%YMM13,%YMM0

  (3113) 0x59803b ADD	$0x20,%RAX

  (3113) 0x59803f VMOVDQU	(%RDX,%RAX,1),%YMM10

  (3113) 0x598044 KMOVB	%K0,%K1

  (3113) 0x598048 VGATHERQPD	(%RBX,%YMM10,8),%YMM15{%K1}

  (3113) 0x59804f VFMADD231PD	(%RCX,%RAX,1),%YMM15,%YMM0

  (3113) 0x598055 ADD	$0x20,%RAX

  (3113) 0x598059 CMP	%R10,%RAX

  (3113) 0x59805c JE	598147

    (3114) 0x598062 VMOVDQU	(%RDX,%RAX,1),%YMM5

    (3114) 0x598067 VMOVDQU	0x20(%RDX,%RAX,1),%YMM7

    (3114) 0x59806d KMOVB	%K0,%K4

    (3114) 0x598071 KMOVB	%K0,%K6

    (3114) 0x598075 VMOVDQU	0x40(%RDX,%RAX,1),%YMM2

    (3114) 0x59807b VMOVDQU	0x60(%RDX,%RAX,1),%YMM4

    (3114) 0x598081 KMOVB	%K0,%K7

    (3114) 0x598085 VMOVDQU	0x80(%RDX,%RAX,1),%YMM14

    (3114) 0x59808e VMOVDQU	0xa0(%RDX,%RAX,1),%YMM1

    (3114) 0x598097 KMOVB	%K0,%K5

    (3114) 0x59809b VMOVDQU	0xc0(%RDX,%RAX,1),%YMM13

    (3114) 0x5980a4 VMOVDQU	0xe0(%RDX,%RAX,1),%YMM15

    (3114) 0x5980ad KMOVB	%K0,%K3

    (3114) 0x5980b1 KMOVB	%K0,%K2

    (3114) 0x5980b5 KMOVB	%K0,%K1

    (3114) 0x5980b9 VGATHERQPD	(%RBX,%YMM5,8),%YMM6{%K4}

    (3114) 0x5980c0 KMOVB	%K0,%K4

    (3114) 0x5980c4 VFMADD231PD	(%RCX,%RAX,1),%YMM6,%YMM0

    (3114) 0x5980ca VGATHERQPD	(%RBX,%YMM7,8),%YMM9{%K6}

    (3114) 0x5980d1 VGATHERQPD	(%RBX,%YMM2,8),%YMM11{%K7}

    (3114) 0x5980d8 VFMADD231PD	0x20(%RCX,%RAX,1),%YMM9,%YMM0

    (3114) 0x5980df VFMADD132PD	0x40(%RCX,%RAX,1),%YMM0,%YMM11

    (3114) 0x5980e6 VGATHERQPD	(%RBX,%YMM4,8),%YMM0{%K5}

    (3114) 0x5980ed VGATHERQPD	(%RBX,%YMM14,8),%YMM12{%K3}

    (3114) 0x5980f4 VFMADD132PD	0x60(%RCX,%RAX,1),%YMM11,%YMM0

    (3114) 0x5980fb VGATHERQPD	(%RBX,%YMM1,8),%YMM3{%K2}

    (3114) 0x598102 VFMADD132PD	0x80(%RCX,%RAX,1),%YMM0,%YMM12

    (3114) 0x59810c VGATHERQPD	(%RBX,%YMM13,8),%YMM10{%K1}

    (3114) 0x598113 VFMADD132PD	0xa0(%RCX,%RAX,1),%YMM12,%YMM3

    (3114) 0x59811d VGATHERQPD	(%RBX,%YMM15,8),%YMM0{%K4}

    (3114) 0x598124 VFMADD132PD	0xc0(%RCX,%RAX,1),%YMM3,%YMM10

    (3114) 0x59812e VFMADD132PD	0xe0(%RCX,%RAX,1),%YMM10,%YMM0

    (3114) 0x598138 ADD	$0x100,%RAX

    (3114) 0x59813e CMP	%R10,%RAX

    (3114) 0x598141 JNE	598062

  (3113) 0x598147 VEXTRACTF64X2	$0x1,%YMM0,%XMM5

  (3113) 0x59814e VADDPD	%XMM0,%XMM5,%XMM6

  (3113) 0x598152 MOV	%R8,%RDX

  (3113) 0x598155 AND	$-0x4,%RDX

  (3113) 0x598159 ADD	%RDX,%RDI

  (3113) 0x59815c AND	$0x3,%R8D

  (3113) 0x598160 VUNPCKHPD	%XMM6,%XMM6,%XMM7

  (3113) 0x598164 VADDPD	%XMM6,%XMM7,%XMM15

  (3113) 0x598168 JE	5981b6

  (3113) 0x59816a LEA	(,%RDI,8),%R8

  (3113) 0x598172 LEA	0x1(%RDI),%R10

  (3113) 0x598176 MOV	(%R13,%R8,1),%RCX

  (3113) 0x59817b VMOVSD	(%RBX,%RCX,8),%XMM9

  (3113) 0x598180 VFMADD231SD	(%R14,%R8,1),%XMM9,%XMM15

  (3113) 0x598186 CMP	%R15,%R10

  (3113) 0x598189 JGE	5981b6

  (3113) 0x59818b MOV	0x8(%R13,%R8,1),%RSI

  (3113) 0x598190 ADD	$0x2,%RDI

  (3113) 0x598194 VMOVSD	(%RBX,%RSI,8),%XMM2

  (3113) 0x598199 VFMADD231SD	0x8(%R14,%R8,1),%XMM2,%XMM15

  (3113) 0x5981a0 CMP	%R15,%RDI

  (3113) 0x5981a3 JGE	5981b6

  (3113) 0x5981a5 MOV	0x10(%R13,%R8,1),%RDI

  (3113) 0x5981aa VMOVSD	(%RBX,%RDI,8),%XMM11

  (3113) 0x5981af VFMADD231SD	0x10(%R14,%R8,1),%XMM11,%XMM15

  (3113) 0x5981b6 VMULSD	0x28(%RSP),%XMM15,%XMM4

  (3113) 0x5981bc MOV	0x38(%RSP),%R15

  (3113) 0x5981c1 VMOVSD	%XMM4,(%R15,%R12,8)

  (3113) 0x5981c7 INC	%R12

  (3113) 0x5981ca CMP	%R12,%R9

  (3113) 0x5981cd JE	596ed0

  (3113) 0x5981d3 MOV	(%R11,%R12,8),%RDI

  (3113) 0x5981d7 MOV	0x8(%R11,%R12,8),%R15

  (3113) 0x5981dc CMP	%R15,%RDI

  (3113) 0x5981df JL	597f30

(3115) 0x5981e5 VMOVAPD	%XMM8,%XMM4

(3115) 0x5981e9 JMP	5981bc

  (3119) 0x5981eb VMOVAPD	%XMM8,%XMM5

  (3119) 0x5981ef JMP	597167

  (3116) 0x5981f4 VMOVAPD	%XMM8,%XMM14

  (3116) 0x5981f9 JMP	59745a

  (3113) 0x5981fe VMOVAPD	%XMM8,%XMM15

  (3113) 0x598203 JMP	59816a

0x598208 CMP	%R9,%R12

0x59820b JGE	596ed3

0x598211 MOV	%R14,%R15

0x598214 KXNORB	%K0,%K0,%K0

0x598218 MOV	%RSI,%R11

0x59821b MOV	%R13,%R14

0x59821e XCHG	%AX,%AX

(3136) 0x598220 MOV	0x30(%RSP),%RDI

(3136) 0x598225 MOV	0x8(%R11,%R12,8),%R8

(3136) 0x59822a VMOVSD	(%RDI,%R12,8),%XMM5

(3136) 0x598230 MOV	(%R11,%R12,8),%RDI

(3136) 0x598234 CMP	%R8,%RDI

(3136) 0x598237 JGE	5984cb

(3136) 0x59823d MOV	%R8,%R13

(3136) 0x598240 SUB	%RDI,%R13

(3136) 0x598243 LEA	-0x1(%R13),%R10

(3136) 0x598247 CMP	$0x2,%R10

(3136) 0x59824b JBE	59847e

(3136) 0x598251 MOV	%R13,%R10

(3136) 0x598254 LEA	(,%RDI,8),%RDX

(3136) 0x59825c XOR	%EAX,%EAX

(3136) 0x59825e VXORPD	%XMM0,%XMM0,%XMM0

(3136) 0x598262 SHR	$0x2,%R10

(3136) 0x598266 SAL	$0x5,%R10

(3136) 0x59826a LEA	-0x20(%R10),%RSI

(3136) 0x59826e LEA	(%R15,%RDX,1),%RCX

(3136) 0x598272 ADD	%R14,%RDX

(3136) 0x598275 SHR	$0x5,%RSI

(3136) 0x598279 INC	%RSI

(3136) 0x59827c AND	$0x7,%ESI

(3136) 0x59827f JE	59836f

(3136) 0x598285 CMP	$0x1,%RSI

(3136) 0x598289 JE	59834c

(3136) 0x59828f CMP	$0x2,%RSI

(3136) 0x598293 JE	598332

(3136) 0x598299 CMP	$0x3,%RSI

(3136) 0x59829d JE	598318

(3136) 0x59829f CMP	$0x4,%RSI

(3136) 0x5982a3 JE	5982fe

(3136) 0x5982a5 CMP	$0x5,%RSI

(3136) 0x5982a9 JE	5982e4

(3136) 0x5982ab CMP	$0x6,%RSI

(3136) 0x5982af JE	5982ca

(3136) 0x5982b1 VMOVDQU	(%RDX),%YMM14

(3136) 0x5982b5 KMOVB	%K0,%K2

(3136) 0x5982b9 MOV	$0x20,%EAX

(3136) 0x5982be VGATHERQPD	(%RBX,%YMM14,8),%YMM12{%K2}

(3136) 0x5982c5 VFNMADD231PD	(%RCX),%YMM12,%YMM0

(3136) 0x5982ca VMOVDQU	(%RDX,%RAX,1),%YMM13

(3136) 0x5982cf KMOVB	%K0,%K1

(3136) 0x5982d3 VGATHERQPD	(%RBX,%YMM13,8),%YMM8{%K1}

(3136) 0x5982da VFNMADD231PD	(%RCX,%RAX,1),%YMM8,%YMM0

(3136) 0x5982e0 ADD	$0x20,%RAX

(3136) 0x5982e4 VMOVDQU	(%RDX,%RAX,1),%YMM15

(3136) 0x5982e9 KMOVB	%K0,%K4

(3136) 0x5982ed VGATHERQPD	(%RBX,%YMM15,8),%YMM6{%K4}

(3136) 0x5982f4 VFNMADD231PD	(%RCX,%RAX,1),%YMM6,%YMM0

(3136) 0x5982fa ADD	$0x20,%RAX

(3136) 0x5982fe VMOVDQU	(%RDX,%RAX,1),%YMM7

(3136) 0x598303 KMOVB	%K0,%K6

(3136) 0x598307 VGATHERQPD	(%RBX,%YMM7,8),%YMM3{%K6}

(3136) 0x59830e VFNMADD231PD	(%RCX,%RAX,1),%YMM3,%YMM0

(3136) 0x598314 ADD	$0x20,%RAX

(3136) 0x598318 VMOVDQU	(%RDX,%RAX,1),%YMM10

(3136) 0x59831d KMOVB	%K0,%K7

(3136) 0x598321 VGATHERQPD	(%RBX,%YMM10,8),%YMM9{%K7}

(3136) 0x598328 VFNMADD231PD	(%RCX,%RAX,1),%YMM9,%YMM0

(3136) 0x59832e ADD	$0x20,%RAX

(3136) 0x598332 VMOVDQU	(%RDX,%RAX,1),%YMM4

(3136) 0x598337 KMOVB	%K0,%K5

(3136) 0x59833b VGATHERQPD	(%RBX,%YMM4,8),%YMM2{%K5}

(3136) 0x598342 VFNMADD231PD	(%RCX,%RAX,1),%YMM2,%YMM0

(3136) 0x598348 ADD	$0x20,%RAX

(3136) 0x59834c VMOVDQU	(%RDX,%RAX,1),%YMM11

(3136) 0x598351 KMOVB	%K0,%K3

(3136) 0x598355 VGATHERQPD	(%RBX,%YMM11,8),%YMM1{%K3}

(3136) 0x59835c VFNMADD231PD	(%RCX,%RAX,1),%YMM1,%YMM0

(3136) 0x598362 ADD	$0x20,%RAX

(3136) 0x598366 CMP	%RAX,%R10

(3136) 0x598369 JE	598454

  (3137) 0x59836f VMOVDQU	(%RDX,%RAX,1),%YMM14

  (3137) 0x598374 VMOVDQU	0x20(%RDX,%RAX,1),%YMM13

  (3137) 0x59837a KMOVB	%K0,%K2

  (3137) 0x59837e KMOVB	%K0,%K1

  (3137) 0x598382 VMOVDQU	0x40(%RDX,%RAX,1),%YMM15

  (3137) 0x598388 VMOVDQU	0x60(%RDX,%RAX,1),%YMM7

  (3137) 0x59838e KMOVB	%K0,%K4

  (3137) 0x598392 VMOVDQU	0x80(%RDX,%RAX,1),%YMM10

  (3137) 0x59839b VMOVDQU	0xa0(%RDX,%RAX,1),%YMM9

  (3137) 0x5983a4 KMOVB	%K0,%K6

  (3137) 0x5983a8 VMOVDQU	0xc0(%RDX,%RAX,1),%YMM4

  (3137) 0x5983b1 VMOVDQU	0xe0(%RDX,%RAX,1),%YMM1

  (3137) 0x5983ba KMOVB	%K0,%K7

  (3137) 0x5983be KMOVB	%K0,%K5

  (3137) 0x5983c2 KMOVB	%K0,%K3

  (3137) 0x5983c6 VGATHERQPD	(%RBX,%YMM14,8),%YMM12{%K2}

  (3137) 0x5983cd KMOVB	%K0,%K2

  (3137) 0x5983d1 VFNMADD231PD	(%RCX,%RAX,1),%YMM12,%YMM0

  (3137) 0x5983d7 VGATHERQPD	(%RBX,%YMM13,8),%YMM8{%K1}

  (3137) 0x5983de VGATHERQPD	(%RBX,%YMM15,8),%YMM6{%K4}

  (3137) 0x5983e5 VFNMADD231PD	0x20(%RCX,%RAX,1),%YMM8,%YMM0

  (3137) 0x5983ec VFNMADD132PD	0x40(%RCX,%RAX,1),%YMM0,%YMM6

  (3137) 0x5983f3 VGATHERQPD	(%RBX,%YMM7,8),%YMM0{%K6}

  (3137) 0x5983fa VGATHERQPD	(%RBX,%YMM10,8),%YMM3{%K7}

  (3137) 0x598401 VFNMADD132PD	0x60(%RCX,%RAX,1),%YMM6,%YMM0

  (3137) 0x598408 VGATHERQPD	(%RBX,%YMM9,8),%YMM2{%K5}

  (3137) 0x59840f VFNMADD132PD	0x80(%RCX,%RAX,1),%YMM0,%YMM3

  (3137) 0x598419 VGATHERQPD	(%RBX,%YMM4,8),%YMM11{%K3}

  (3137) 0x598420 VFNMADD132PD	0xa0(%RCX,%RAX,1),%YMM3,%YMM2

  (3137) 0x59842a VGATHERQPD	(%RBX,%YMM1,8),%YMM0{%K2}

  (3137) 0x598431 VFNMADD132PD	0xc0(%RCX,%RAX,1),%YMM2,%YMM11

  (3137) 0x59843b VFNMADD132PD	0xe0(%RCX,%RAX,1),%YMM11,%YMM0

  (3137) 0x598445 ADD	$0x100,%RAX

  (3137) 0x59844b CMP	%RAX,%R10

  (3137) 0x59844e JNE	59836f

(3136) 0x598454 VEXTRACTF64X2	$0x1,%YMM0,%XMM14

(3136) 0x59845b VADDPD	%XMM0,%XMM14,%XMM12

(3136) 0x59845f MOV	%R13,%RDX

(3136) 0x598462 AND	$-0x4,%RDX

(3136) 0x598466 ADD	%RDX,%RDI

(3136) 0x598469 AND	$0x3,%R13D

(3136) 0x59846d VUNPCKHPD	%XMM12,%XMM12,%XMM13

(3136) 0x598472 VADDPD	%XMM12,%XMM13,%XMM8

(3136) 0x598477 VADDSD	%XMM8,%XMM5,%XMM5

(3136) 0x59847c JE	5984cb

(3136) 0x59847e LEA	(,%RDI,8),%R13

(3136) 0x598486 LEA	0x1(%RDI),%R10

(3136) 0x59848a MOV	(%R14,%R13,1),%RCX

(3136) 0x59848e VMOVSD	(%R15,%R13,1),%XMM15

(3136) 0x598494 VFNMADD231SD	(%RBX,%RCX,8),%XMM15,%XMM5

(3136) 0x59849a CMP	%R10,%R8

(3136) 0x59849d JLE	5984cb

(3136) 0x59849f MOV	0x8(%R14,%R13,1),%RSI

(3136) 0x5984a4 ADD	$0x2,%RDI

(3136) 0x5984a8 VMOVSD	0x8(%R15,%R13,1),%XMM6

(3136) 0x5984af VFNMADD231SD	(%RBX,%RSI,8),%XMM6,%XMM5

(3136) 0x5984b5 CMP	%RDI,%R8

(3136) 0x5984b8 JLE	5984cb

(3136) 0x5984ba MOV	0x10(%R14,%R13,1),%RDI

(3136) 0x5984bf VMOVSD	(%RBX,%RDI,8),%XMM7

(3136) 0x5984c4 VFNMADD231SD	0x10(%R15,%R13,1),%XMM7,%XMM5

(3136) 0x5984cb MOV	0x38(%RSP),%R8

(3136) 0x5984d0 VMOVSD	%XMM5,(%R8,%R12,8)

(3136) 0x5984d6 INC	%R12

(3136) 0x5984d9 CMP	%R12,%R9

(3136) 0x5984dc JNE	598220

0x5984e2 JMP	596ed0

0x5984e7 CMP	%R9,%R12

0x5984ea JGE	596ed3

0x5984f0 MOV	%R14,%R15

0x5984f3 KXNORB	%K0,%K0,%K0

0x5984f7 MOV	%RSI,%R11

0x5984fa MOV	%R13,%R14

0x5984fd NOPL	(%RAX)

(3122) 0x598500 MOV	0x30(%RSP),%R10

(3122) 0x598505 MOV	(%R11,%R12,8),%RDI

(3122) 0x598509 MOV	0x8(%R11,%R12,8),%R8

(3122) 0x59850e VMULSD	(%R10,%R12,8),%XMM8,%XMM6

(3122) 0x598514 CMP	%R8,%RDI

(3122) 0x598517 JGE	5987a9

(3122) 0x59851d MOV	%R8,%R13

(3122) 0x598520 SUB	%RDI,%R13

(3122) 0x598523 LEA	-0x1(%R13),%RAX

(3122) 0x598527 CMP	$0x2,%RAX

(3122) 0x59852b JBE	59875c

(3122) 0x598531 MOV	%R13,%R10

(3122) 0x598534 LEA	(,%RDI,8),%RDX

(3122) 0x59853c XOR	%EAX,%EAX

(3122) 0x59853e VXORPD	%XMM0,%XMM0,%XMM0

(3122) 0x598542 SHR	$0x2,%R10

(3122) 0x598546 SAL	$0x5,%R10

(3122) 0x59854a LEA	-0x20(%R10),%RSI

(3122) 0x59854e LEA	(%R15,%RDX,1),%RCX

(3122) 0x598552 ADD	%R14,%RDX

(3122) 0x598555 SHR	$0x5,%RSI

(3122) 0x598559 INC	%RSI

(3122) 0x59855c AND	$0x7,%ESI

(3122) 0x59855f JE	59864f

(3122) 0x598565 CMP	$0x1,%RSI

(3122) 0x598569 JE	59862c

(3122) 0x59856f CMP	$0x2,%RSI

(3122) 0x598573 JE	598612

(3122) 0x598579 CMP	$0x3,%RSI

(3122) 0x59857d JE	5985f8

(3122) 0x59857f CMP	$0x4,%RSI

(3122) 0x598583 JE	5985de

(3122) 0x598585 CMP	$0x5,%RSI

(3122) 0x598589 JE	5985c4

(3122) 0x59858b CMP	$0x6,%RSI

(3122) 0x59858f JE	5985aa

(3122) 0x598591 VMOVDQU	(%RDX),%YMM5

(3122) 0x598595 KMOVB	%K0,%K4

(3122) 0x598599 MOV	$0x20,%EAX

(3122) 0x59859e VGATHERQPD	(%RBX,%YMM5,8),%YMM7{%K4}

(3122) 0x5985a5 VFMADD231PD	(%RCX),%YMM7,%YMM0

(3122) 0x5985aa VMOVDQU	(%RDX,%RAX,1),%YMM9

(3122) 0x5985af KMOVB	%K0,%K6

(3122) 0x5985b3 VGATHERQPD	(%RBX,%YMM9,8),%YMM4{%K6}

(3122) 0x5985ba VFMADD231PD	(%RCX,%RAX,1),%YMM4,%YMM0

(3122) 0x5985c0 ADD	$0x20,%RAX

(3122) 0x5985c4 VMOVDQU	(%RDX,%RAX,1),%YMM1

(3122) 0x5985c9 KMOVB	%K0,%K7

(3122) 0x5985cd VGATHERQPD	(%RBX,%YMM1,8),%YMM10{%K7}

(3122) 0x5985d4 VFMADD231PD	(%RCX,%RAX,1),%YMM10,%YMM0

(3122) 0x5985da ADD	$0x20,%RAX

(3122) 0x5985de VMOVDQU	(%RDX,%RAX,1),%YMM11

(3122) 0x5985e3 KMOVB	%K0,%K5

(3122) 0x5985e7 VGATHERQPD	(%RBX,%YMM11,8),%YMM12{%K5}

(3122) 0x5985ee VFMADD231PD	(%RCX,%RAX,1),%YMM12,%YMM0

(3122) 0x5985f4 ADD	$0x20,%RAX

(3122) 0x5985f8 VMOVDQU	(%RDX,%RAX,1),%YMM13

(3122) 0x5985fd KMOVB	%K0,%K3

(3122) 0x598601 VGATHERQPD	(%RBX,%YMM13,8),%YMM14{%K3}

(3122) 0x598608 VFMADD231PD	(%RCX,%RAX,1),%YMM14,%YMM0

(3122) 0x59860e ADD	$0x20,%RAX

(3122) 0x598612 VMOVDQU	(%RDX,%RAX,1),%YMM2

(3122) 0x598617 KMOVB	%K0,%K2

(3122) 0x59861b VGATHERQPD	(%RBX,%YMM2,8),%YMM15{%K2}

(3122) 0x598622 VFMADD231PD	(%RCX,%RAX,1),%YMM15,%YMM0

(3122) 0x598628 ADD	$0x20,%RAX

(3122) 0x59862c VMOVDQU	(%RDX,%RAX,1),%YMM3

(3122) 0x598631 KMOVB	%K0,%K1

(3122) 0x598635 VGATHERQPD	(%RBX,%YMM3,8),%YMM5{%K1}

(3122) 0x59863c VFMADD231PD	(%RCX,%RAX,1),%YMM5,%YMM0

(3122) 0x598642 ADD	$0x20,%RAX

(3122) 0x598646 CMP	%RAX,%R10

(3122) 0x598649 JE	598734

  (3123) 0x59864f VMOVDQU	(%RDX,%RAX,1),%YMM7

  (3123) 0x598654 VMOVDQU	0x20(%RDX,%RAX,1),%YMM1

  (3123) 0x59865a KMOVB	%K0,%K4

  (3123) 0x59865e KMOVB	%K0,%K6

  (3123) 0x598662 VMOVDQU	0x40(%RDX,%RAX,1),%YMM10

  (3123) 0x598668 VMOVDQU	0x60(%RDX,%RAX,1),%YMM12

  (3123) 0x59866e KMOVB	%K0,%K7

  (3123) 0x598672 VMOVDQU	0x80(%RDX,%RAX,1),%YMM13

  (3123) 0x59867b VMOVDQU	0xa0(%RDX,%RAX,1),%YMM2

  (3123) 0x598684 KMOVB	%K0,%K5

  (3123) 0x598688 VMOVDQU	0xc0(%RDX,%RAX,1),%YMM3

  (3123) 0x598691 VMOVDQU	0xe0(%RDX,%RAX,1),%YMM5

  (3123) 0x59869a KMOVB	%K0,%K3

  (3123) 0x59869e KMOVB	%K0,%K2

  (3123) 0x5986a2 KMOVB	%K0,%K1

  (3123) 0x5986a6 VGATHERQPD	(%RBX,%YMM7,8),%YMM9{%K4}

  (3123) 0x5986ad KMOVB	%K0,%K4

  (3123) 0x5986b1 VFMADD231PD	(%RCX,%RAX,1),%YMM9,%YMM0

  (3123) 0x5986b7 VGATHERQPD	(%RBX,%YMM1,8),%YMM4{%K6}

  (3123) 0x5986be VGATHERQPD	(%RBX,%YMM10,8),%YMM11{%K7}

  (3123) 0x5986c5 VFMADD231PD	0x20(%RCX,%RAX,1),%YMM4,%YMM0

  (3123) 0x5986cc VFMADD132PD	0x40(%RCX,%RAX,1),%YMM0,%YMM11

  (3123) 0x5986d3 VGATHERQPD	(%RBX,%YMM12,8),%YMM0{%K5}

  (3123) 0x5986da VGATHERQPD	(%RBX,%YMM13,8),%YMM14{%K3}

  (3123) 0x5986e1 VFMADD132PD	0x60(%RCX,%RAX,1),%YMM11,%YMM0

  (3123) 0x5986e8 VGATHERQPD	(%RBX,%YMM2,8),%YMM15{%K2}

  (3123) 0x5986ef VFMADD132PD	0x80(%RCX,%RAX,1),%YMM0,%YMM14

  (3123) 0x5986f9 VGATHERQPD	(%RBX,%YMM3,8),%YMM7{%K1}

  (3123) 0x598700 VFMADD132PD	0xa0(%RCX,%RAX,1),%YMM14,%YMM15

  (3123) 0x59870a VGATHERQPD	(%RBX,%YMM5,8),%YMM0{%K4}

  (3123) 0x598711 VFMADD132PD	0xc0(%RCX,%RAX,1),%YMM15,%YMM7

  (3123) 0x59871b VFMADD132PD	0xe0(%RCX,%RAX,1),%YMM7,%YMM0

  (3123) 0x598725 ADD	$0x100,%RAX

  (3123) 0x59872b CMP	%RAX,%R10

  (3123) 0x59872e JNE	59864f

(3122) 0x598734 VEXTRACTF64X2	$0x1,%YMM0,%XMM9

(3122) 0x59873b VADDPD	%XMM0,%XMM9,%XMM1

(3122) 0x59873f MOV	%R13,%RDX

(3122) 0x598742 AND	$-0x4,%RDX

(3122) 0x598746 ADD	%RDX,%RDI

(3122) 0x598749 AND	$0x3,%R13D

(3122) 0x59874d VUNPCKHPD	%XMM1,%XMM1,%XMM4

(3122) 0x598751 VADDPD	%XMM1,%XMM4,%XMM10

(3122) 0x598755 VADDSD	%XMM10,%XMM6,%XMM6

(3122) 0x59875a JE	5987a9

(3122) 0x59875c LEA	(,%RDI,8),%R13

(3122) 0x598764 LEA	0x1(%RDI),%R10

(3122) 0x598768 MOV	(%R14,%R13,1),%RCX

(3122) 0x59876c VMOVSD	(%R15,%R13,1),%XMM11

(3122) 0x598772 VFMADD231SD	(%RBX,%RCX,8),%XMM11,%XMM6

(3122) 0x598778 CMP	%R10,%R8

(3122) 0x59877b JLE	5987a9

(3122) 0x59877d MOV	0x8(%R14,%R13,1),%RSI

(3122) 0x598782 ADD	$0x2,%RDI

(3122) 0x598786 VMOVSD	0x8(%R15,%R13,1),%XMM12

(3122) 0x59878d VFMADD231SD	(%RBX,%RSI,8),%XMM12,%XMM6

(3122) 0x598793 CMP	%RDI,%R8

(3122) 0x598796 JLE	5987a9

(3122) 0x598798 MOV	0x10(%R14,%R13,1),%RDI

(3122) 0x59879d VMOVSD	(%RBX,%RDI,8),%XMM13

(3122) 0x5987a2 VFMADD231SD	0x10(%R15,%R13,1),%XMM13,%XMM6

(3122) 0x5987a9 MOV	0x38(%RSP),%R8

(3122) 0x5987ae VMOVSD	%XMM6,(%R8,%R12,8)

(3122) 0x5987b4 INC	%R12

(3122) 0x5987b7 CMP	%R12,%R9

(3122) 0x5987ba JNE	598500

0x5987c0 JMP	596ed0

0x5987c5 CMP	%R9,%R12

0x5987c8 JGE	596ed3

0x5987ce MOV	%R14,%R15

0x5987d1 KXNORB	%K0,%K0,%K0

0x5987d5 MOV	%RSI,%R11

0x5987d8 MOV	%R13,%R14

0x5987db NOPL	(%RAX,%RAX,1)

(3128) 0x5987e0 MOV	0x30(%RSP),%R10

(3128) 0x5987e5 MOV	(%R11,%R12,8),%RDI

(3128) 0x5987e9 MOV	0x8(%R11,%R12,8),%R8

(3128) 0x5987ee VMOVSD	(%R10,%R12,8),%XMM5

(3128) 0x5987f4 CMP	%R8,%RDI

(3128) 0x5987f7 JGE	598a8b

(3128) 0x5987fd MOV	%R8,%R13

(3128) 0x598800 SUB	%RDI,%R13

(3128) 0x598803 LEA	-0x1(%R13),%RAX

(3128) 0x598807 CMP	$0x2,%RAX

(3128) 0x59880b JBE	598a3e

(3128) 0x598811 MOV	%R13,%R10

(3128) 0x598814 LEA	(,%RDI,8),%RDX

(3128) 0x59881c XOR	%EAX,%EAX

(3128) 0x59881e VXORPD	%XMM0,%XMM0,%XMM0

(3128) 0x598822 SHR	$0x2,%R10

(3128) 0x598826 SAL	$0x5,%R10

(3128) 0x59882a LEA	-0x20(%R10),%RSI

(3128) 0x59882e LEA	(%R15,%RDX,1),%RCX

(3128) 0x598832 ADD	%R14,%RDX

(3128) 0x598835 SHR	$0x5,%RSI

(3128) 0x598839 INC	%RSI

(3128) 0x59883c AND	$0x7,%ESI

(3128) 0x59883f JE	59892f

(3128) 0x598845 CMP	$0x1,%RSI

(3128) 0x598849 JE	59890c

(3128) 0x59884f CMP	$0x2,%RSI

(3128) 0x598853 JE	5988f2

(3128) 0x598859 CMP	$0x3,%RSI

(3128) 0x59885d JE	5988d8

(3128) 0x59885f CMP	$0x4,%RSI

(3128) 0x598863 JE	5988be

(3128) 0x598865 CMP	$0x5,%RSI

(3128) 0x598869 JE	5988a4

(3128) 0x59886b CMP	$0x6,%RSI

(3128) 0x59886f JE	59888a

(3128) 0x598871 VMOVDQU	(%RDX),%YMM10

(3128) 0x598875 KMOVB	%K0,%K5

(3128) 0x598879 MOV	$0x20,%EAX

(3128) 0x59887e VGATHERQPD	(%RBX,%YMM10,8),%YMM9{%K5}

(3128) 0x598885 VFMADD231PD	(%RCX),%YMM9,%YMM0

(3128) 0x59888a VMOVDQU	(%RDX,%RAX,1),%YMM4

(3128) 0x59888f KMOVB	%K0,%K3

(3128) 0x598893 VGATHERQPD	(%RBX,%YMM4,8),%YMM11{%K3}

(3128) 0x59889a VFMADD231PD	(%RCX,%RAX,1),%YMM11,%YMM0

(3128) 0x5988a0 ADD	$0x20,%RAX

(3128) 0x5988a4 VMOVDQU	(%RDX,%RAX,1),%YMM1

(3128) 0x5988a9 KMOVB	%K0,%K2

(3128) 0x5988ad VGATHERQPD	(%RBX,%YMM1,8),%YMM12{%K2}

(3128) 0x5988b4 VFMADD231PD	(%RCX,%RAX,1),%YMM12,%YMM0

(3128) 0x5988ba ADD	$0x20,%RAX

(3128) 0x5988be VMOVDQU	(%RDX,%RAX,1),%YMM13

(3128) 0x5988c3 KMOVB	%K0,%K1

(3128) 0x5988c7 VGATHERQPD	(%RBX,%YMM13,8),%YMM8{%K1}

(3128) 0x5988ce VFMADD231PD	(%RCX,%RAX,1),%YMM8,%YMM0

(3128) 0x5988d4 ADD	$0x20,%RAX

(3128) 0x5988d8 VMOVDQU	(%RDX,%RAX,1),%YMM14

(3128) 0x5988dd KMOVB	%K0,%K4

(3128) 0x5988e1 VGATHERQPD	(%RBX,%YMM14,8),%YMM2{%K4}

(3128) 0x5988e8 VFMADD231PD	(%RCX,%RAX,1),%YMM2,%YMM0

(3128) 0x5988ee ADD	$0x20,%RAX

(3128) 0x5988f2 VMOVDQU	(%RDX,%RAX,1),%YMM15

(3128) 0x5988f7 KMOVB	%K0,%K6

(3128) 0x5988fb VGATHERQPD	(%RBX,%YMM15,8),%YMM6{%K6}

(3128) 0x598902 VFMADD231PD	(%RCX,%RAX,1),%YMM6,%YMM0

(3128) 0x598908 ADD	$0x20,%RAX

(3128) 0x59890c VMOVDQU	(%RDX,%RAX,1),%YMM7

(3128) 0x598911 KMOVB	%K0,%K7

(3128) 0x598915 VGATHERQPD	(%RBX,%YMM7,8),%YMM3{%K7}

(3128) 0x59891c VFMADD231PD	(%RCX,%RAX,1),%YMM3,%YMM0

(3128) 0x598922 ADD	$0x20,%RAX

(3128) 0x598926 CMP	%R10,%RAX

(3128) 0x598929 JE	598a14

  (3129) 0x59892f VMOVDQU	(%RDX,%RAX,1),%YMM10

  (3129) 0x598934 VMOVDQU	0x20(%RDX,%RAX,1),%YMM4

  (3129) 0x59893a KMOVB	%K0,%K5

  (3129) 0x59893e KMOVB	%K0,%K3

  (3129) 0x598942 VMOVDQU	0x40(%RDX,%RAX,1),%YMM1

  (3129) 0x598948 VMOVDQU	0x60(%RDX,%RAX,1),%YMM13

  (3129) 0x59894e KMOVB	%K0,%K2

  (3129) 0x598952 VMOVDQU	0x80(%RDX,%RAX,1),%YMM8

  (3129) 0x59895b VMOVDQU	0xa0(%RDX,%RAX,1),%YMM2

  (3129) 0x598964 KMOVB	%K0,%K1

  (3129) 0x598968 VMOVDQU	0xc0(%RDX,%RAX,1),%YMM6

  (3129) 0x598971 VMOVDQU	0xe0(%RDX,%RAX,1),%YMM3

  (3129) 0x59897a KMOVB	%K0,%K4

  (3129) 0x59897e KMOVB	%K0,%K6

  (3129) 0x598982 KMOVB	%K0,%K7

  (3129) 0x598986 VGATHERQPD	(%RBX,%YMM10,8),%YMM9{%K5}

  (3129) 0x59898d KMOVB	%K0,%K5

  (3129) 0x598991 VFMADD231PD	(%RCX,%RAX,1),%YMM9,%YMM0

  (3129) 0x598997 VGATHERQPD	(%RBX,%YMM4,8),%YMM11{%K3}

  (3129) 0x59899e VGATHERQPD	(%RBX,%YMM1,8),%YMM12{%K2}

  (3129) 0x5989a5 VFMADD231PD	0x20(%RCX,%RAX,1),%YMM11,%YMM0

  (3129) 0x5989ac VFMADD132PD	0x40(%RCX,%RAX,1),%YMM0,%YMM12

  (3129) 0x5989b3 VGATHERQPD	(%RBX,%YMM13,8),%YMM0{%K1}

  (3129) 0x5989ba VGATHERQPD	(%RBX,%YMM8,8),%YMM14{%K4}

  (3129) 0x5989c1 VFMADD132PD	0x60(%RCX,%RAX,1),%YMM12,%YMM0

  (3129) 0x5989c8 VGATHERQPD	(%RBX,%YMM2,8),%YMM15{%K6}

  (3129) 0x5989cf VFMADD132PD	0x80(%RCX,%RAX,1),%YMM0,%YMM14

  (3129) 0x5989d9 VGATHERQPD	(%RBX,%YMM6,8),%YMM7{%K7}

  (3129) 0x5989e0 VFMADD132PD	0xa0(%RCX,%RAX,1),%YMM14,%YMM15

  (3129) 0x5989ea VGATHERQPD	(%RBX,%YMM3,8),%YMM0{%K5}

  (3129) 0x5989f1 VFMADD132PD	0xc0(%RCX,%RAX,1),%YMM15,%YMM7

  (3129) 0x5989fb VFMADD132PD	0xe0(%RCX,%RAX,1),%YMM7,%YMM0

  (3129) 0x598a05 ADD	$0x100,%RAX

  (3129) 0x598a0b CMP	%R10,%RAX

  (3129) 0x598a0e JNE	59892f

(3128) 0x598a14 VEXTRACTF64X2	$0x1,%YMM0,%XMM10

(3128) 0x598a1b VADDPD	%XMM0,%XMM10,%XMM9

(3128) 0x598a1f MOV	%R13,%RDX

(3128) 0x598a22 AND	$-0x4,%RDX

(3128) 0x598a26 ADD	%RDX,%RDI

(3128) 0x598a29 AND	$0x3,%R13D

(3128) 0x598a2d VUNPCKHPD	%XMM9,%XMM9,%XMM4

(3128) 0x598a32 VADDPD	%XMM9,%XMM4,%XMM11

(3128) 0x598a37 VADDSD	%XMM11,%XMM5,%XMM5

(3128) 0x598a3c JE	598a8b

(3128) 0x598a3e LEA	(,%RDI,8),%R13

(3128) 0x598a46 LEA	0x1(%RDI),%R10

(3128) 0x598a4a MOV	(%R14,%R13,1),%RCX

(3128) 0x598a4e VMOVSD	(%R15,%R13,1),%XMM1

(3128) 0x598a54 VFMADD231SD	(%RBX,%RCX,8),%XMM1,%XMM5

(3128) 0x598a5a CMP	%R8,%R10

(3128) 0x598a5d JGE	598a8b

(3128) 0x598a5f MOV	0x8(%R14,%R13,1),%RSI

(3128) 0x598a64 ADD	$0x2,%RDI

(3128) 0x598a68 VMOVSD	0x8(%R15,%R13,1),%XMM12

(3128) 0x598a6f VFMADD231SD	(%RBX,%RSI,8),%XMM12,%XMM5

(3128) 0x598a75 CMP	%RDI,%R8

(3128) 0x598a78 JLE	598a8b

(3128) 0x598a7a MOV	0x10(%R14,%R13,1),%RDI

(3128) 0x598a7f VMOVSD	(%RBX,%RDI,8),%XMM13

(3128) 0x598a84 VFMADD231SD	0x10(%R15,%R13,1),%XMM13,%XMM5

(3128) 0x598a8b MOV	0x38(%RSP),%R8

(3128) 0x598a90 VMOVSD	%XMM5,(%R8,%R12,8)

(3128) 0x598a96 INC	%R12

(3128) 0x598a99 CMP	%R12,%R9

(3128) 0x598a9c JNE	5987e0

0x598aa2 JMP	596ed0

0x598aa7 CMP	%R9,%R12

0x598aaa JGE	596ed3

0x598ab0 MOV	%R14,%R15

0x598ab3 KXNORB	%K0,%K0,%K0

0x598ab7 MOV	%RSI,%R11

0x598aba MOV	%R13,%R14

0x598abd NOPL	(%RAX)

(3130) 0x598ac0 MOV	0x30(%RSP),%RAX

(3130) 0x598ac5 MOV	(%R11,%R12,8),%RDI

(3130) 0x598ac9 MOV	0x8(%R11,%R12,8),%R8

(3130) 0x598ace VMOVSD	(%RAX,%R12,8),%XMM7

(3130) 0x598ad4 CMP	%R8,%RDI

(3130) 0x598ad7 JGE	598d67

(3130) 0x598add MOV	%R8,%R13

(3130) 0x598ae0 SUB	%RDI,%R13

(3130) 0x598ae3 LEA	-0x1(%R13),%RDX

(3130) 0x598ae7 CMP	$0x2,%RDX

(3130) 0x598aeb JBE	598d1b

(3130) 0x598af1 MOV	%R13,%R10

(3130) 0x598af4 LEA	(,%RDI,8),%RDX

(3130) 0x598afc XOR	%EAX,%EAX

(3130) 0x598afe VXORPD	%XMM0,%XMM0,%XMM0

(3130) 0x598b02 SHR	$0x2,%R10

(3130) 0x598b06 SAL	$0x5,%R10

(3130) 0x598b0a LEA	-0x20(%R10),%RSI

(3130) 0x598b0e LEA	(%R15,%RDX,1),%RCX

(3130) 0x598b12 ADD	%R14,%RDX

(3130) 0x598b15 SHR	$0x5,%RSI

(3130) 0x598b19 INC	%RSI

(3130) 0x598b1c AND	$0x7,%ESI

(3130) 0x598b1f JE	598c0f

(3130) 0x598b25 CMP	$0x1,%RSI

(3130) 0x598b29 JE	598bec

(3130) 0x598b2f CMP	$0x2,%RSI

(3130) 0x598b33 JE	598bd2

(3130) 0x598b39 CMP	$0x3,%RSI

(3130) 0x598b3d JE	598bb8

(3130) 0x598b3f CMP	$0x4,%RSI

(3130) 0x598b43 JE	598b9e

(3130) 0x598b45 CMP	$0x5,%RSI

(3130) 0x598b49 JE	598b84

(3130) 0x598b4b CMP	$0x6,%RSI

(3130) 0x598b4f JE	598b6a

(3130) 0x598b51 VMOVDQU	(%RDX),%YMM14

(3130) 0x598b55 KMOVB	%K0,%K6

(3130) 0x598b59 MOV	$0x20,%EAX

(3130) 0x598b5e VGATHERQPD	(%RBX,%YMM14,8),%YMM2{%K6}

(3130) 0x598b65 VFMADD231PD	(%RCX),%YMM2,%YMM0

(3130) 0x598b6a VMOVDQU	(%RDX,%RAX,1),%YMM15

(3130) 0x598b6f KMOVB	%K0,%K7

(3130) 0x598b73 VGATHERQPD	(%RBX,%YMM15,8),%YMM3{%K7}

(3130) 0x598b7a VFMADD231PD	(%RCX,%RAX,1),%YMM3,%YMM0

(3130) 0x598b80 ADD	$0x20,%RAX

(3130) 0x598b84 VMOVDQU	(%RDX,%RAX,1),%YMM5

(3130) 0x598b89 KMOVB	%K0,%K5

(3130) 0x598b8d VGATHERQPD	(%RBX,%YMM5,8),%YMM9{%K5}

(3130) 0x598b94 VFMADD231PD	(%RCX,%RAX,1),%YMM9,%YMM0

(3130) 0x598b9a ADD	$0x20,%RAX

(3130) 0x598b9e VMOVDQU	(%RDX,%RAX,1),%YMM1

(3130) 0x598ba3 KMOVB	%K0,%K3

(3130) 0x598ba7 VGATHERQPD	(%RBX,%YMM1,8),%YMM4{%K3}

(3130) 0x598bae VFMADD231PD	(%RCX,%RAX,1),%YMM4,%YMM0

(3130) 0x598bb4 ADD	$0x20,%RAX

(3130) 0x598bb8 VMOVDQU	(%RDX,%RAX,1),%YMM10

(3130) 0x598bbd KMOVB	%K0,%K2

(3130) 0x598bc1 VGATHERQPD	(%RBX,%YMM10,8),%YMM6{%K2}

(3130) 0x598bc8 VFMADD231PD	(%RCX,%RAX,1),%YMM6,%YMM0

(3130) 0x598bce ADD	$0x20,%RAX

(3130) 0x598bd2 VMOVDQU	(%RDX,%RAX,1),%YMM11

(3130) 0x598bd7 KMOVB	%K0,%K1

(3130) 0x598bdb VGATHERQPD	(%RBX,%YMM11,8),%YMM12{%K1}

(3130) 0x598be2 VFMADD231PD	(%RCX,%RAX,1),%YMM12,%YMM0

(3130) 0x598be8 ADD	$0x20,%RAX

(3130) 0x598bec VMOVDQU	(%RDX,%RAX,1),%YMM13

(3130) 0x598bf1 KMOVB	%K0,%K4

(3130) 0x598bf5 VGATHERQPD	(%RBX,%YMM13,8),%YMM8{%K4}

(3130) 0x598bfc VFMADD231PD	(%RCX,%RAX,1),%YMM8,%YMM0

(3130) 0x598c02 ADD	$0x20,%RAX

(3130) 0x598c06 CMP	%R10,%RAX

(3130) 0x598c09 JE	598cf4

  (3131) 0x598c0f VMOVDQU	(%RDX,%RAX,1),%YMM14

  (3131) 0x598c14 VMOVDQU	0x20(%RDX,%RAX,1),%YMM15

  (3131) 0x598c1a KMOVB	%K0,%K6

  (3131) 0x598c1e KMOVB	%K0,%K7

  (3131) 0x598c22 VMOVDQU	0x40(%RDX,%RAX,1),%YMM5

  (3131) 0x598c28 VMOVDQU	0x60(%RDX,%RAX,1),%YMM1

  (3131) 0x598c2e KMOVB	%K0,%K5

  (3131) 0x598c32 VMOVDQU	0x80(%RDX,%RAX,1),%YMM4

  (3131) 0x598c3b VMOVDQU	0xa0(%RDX,%RAX,1),%YMM6

  (3131) 0x598c44 KMOVB	%K0,%K3

  (3131) 0x598c48 VMOVDQU	0xc0(%RDX,%RAX,1),%YMM12

  (3131) 0x598c51 VMOVDQU	0xe0(%RDX,%RAX,1),%YMM8

  (3131) 0x598c5a KMOVB	%K0,%K2

  (3131) 0x598c5e KMOVB	%K0,%K1

  (3131) 0x598c62 KMOVB	%K0,%K4

  (3131) 0x598c66 VGATHERQPD	(%RBX,%YMM14,8),%YMM2{%K6}

  (3131) 0x598c6d KMOVB	%K0,%K6

  (3131) 0x598c71 VFMADD231PD	(%RCX,%RAX,1),%YMM2,%YMM0

  (3131) 0x598c77 VGATHERQPD	(%RBX,%YMM15,8),%YMM3{%K7}

  (3131) 0x598c7e VGATHERQPD	(%RBX,%YMM5,8),%YMM9{%K5}

  (3131) 0x598c85 VFMADD231PD	0x20(%RCX,%RAX,1),%YMM3,%YMM0

  (3131) 0x598c8c VFMADD132PD	0x40(%RCX,%RAX,1),%YMM0,%YMM9

  (3131) 0x598c93 VGATHERQPD	(%RBX,%YMM1,8),%YMM0{%K3}

  (3131) 0x598c9a VGATHERQPD	(%RBX,%YMM4,8),%YMM10{%K2}

  (3131) 0x598ca1 VFMADD132PD	0x60(%RCX,%RAX,1),%YMM9,%YMM0

  (3131) 0x598ca8 VGATHERQPD	(%RBX,%YMM6,8),%YMM11{%K1}

  (3131) 0x598caf VFMADD132PD	0x80(%RCX,%RAX,1),%YMM0,%YMM10

  (3131) 0x598cb9 VGATHERQPD	(%RBX,%YMM12,8),%YMM13{%K4}

  (3131) 0x598cc0 VFMADD132PD	0xa0(%RCX,%RAX,1),%YMM10,%YMM11

  (3131) 0x598cca VGATHERQPD	(%RBX,%YMM8,8),%YMM0{%K6}

  (3131) 0x598cd1 VFMADD132PD	0xc0(%RCX,%RAX,1),%YMM11,%YMM13

  (3131) 0x598cdb VFMADD132PD	0xe0(%RCX,%RAX,1),%YMM13,%YMM0

  (3131) 0x598ce5 ADD	$0x100,%RAX

  (3131) 0x598ceb CMP	%R10,%RAX

  (3131) 0x598cee JNE	598c0f

(3130) 0x598cf4 VEXTRACTF64X2	$0x1,%YMM0,%XMM14

(3130) 0x598cfb VADDPD	%XMM0,%XMM14,%XMM2

(3130) 0x598cff MOV	%R13,%RDX

(3130) 0x598d02 AND	$-0x4,%RDX

(3130) 0x598d06 ADD	%RDX,%RDI

(3130) 0x598d09 AND	$0x3,%R13D

(3130) 0x598d0d VUNPCKHPD	%XMM2,%XMM2,%XMM15

(3130) 0x598d11 VADDPD	%XMM2,%XMM15,%XMM3

(3130) 0x598d15 VADDSD	%XMM3,%XMM7,%XMM7

(3130) 0x598d19 JE	598d67

(3130) 0x598d1b LEA	(,%RDI,8),%R13

(3130) 0x598d23 LEA	0x1(%RDI),%R10

(3130) 0x598d27 MOV	(%R14,%R13,1),%RCX

(3130) 0x598d2b VMOVSD	(%RBX,%RCX,8),%XMM5

(3130) 0x598d30 VFMADD231SD	(%R15,%R13,1),%XMM5,%XMM7

(3130) 0x598d36 CMP	%R8,%R10

(3130) 0x598d39 JGE	598d67

(3130) 0x598d3b MOV	0x8(%R14,%R13,1),%RSI

(3130) 0x598d40 ADD	$0x2,%RDI

(3130) 0x598d44 VMOVSD	0x8(%R15,%R13,1),%XMM9

(3130) 0x598d4b VFMADD231SD	(%RBX,%RSI,8),%XMM9,%XMM7

(3130) 0x598d51 CMP	%RDI,%R8

(3130) 0x598d54 JLE	598d67

(3130) 0x598d56 MOV	0x10(%R14,%R13,1),%RDI

(3130) 0x598d5b VMOVSD	(%RBX,%RDI,8),%XMM1

(3130) 0x598d60 VFMADD231SD	0x10(%R15,%R13,1),%XMM1,%XMM7

(3130) 0x598d67 MOV	0x38(%RSP),%R8

(3130) 0x598d6c VMULSD	0x28(%RSP),%XMM7,%XMM4

(3130) 0x598d72 VMOVSD	%XMM4,(%R8,%R12,8)

(3130) 0x598d78 INC	%R12

(3130) 0x598d7b CMP	%R12,%R9

(3130) 0x598d7e JNE	598ac0

0x598d84 JMP	596ed0

0x598d89 CMP	%R9,%R12

0x598d8c JGE	596ed3

0x598d92 MOV	%R14,%R15

0x598d95 KXNORB	%K1,%K1,%K1

0x598d99 MOV	%RSI,%R11

0x598d9c MOV	%R13,%R14

0x598d9f NOP

(3124) 0x598da0 MOV	0x30(%RSP),%RDI

(3124) 0x598da5 MOV	0x8(%R11,%R12,8),%R8

(3124) 0x598daa VMULSD	(%RDI,%R12,8),%XMM8,%XMM6

(3124) 0x598db0 MOV	(%R11,%R12,8),%RDI

(3124) 0x598db4 CMP	%R8,%RDI

(3124) 0x598db7 JGE	59904b

(3124) 0x598dbd MOV	%R8,%R13

(3124) 0x598dc0 SUB	%RDI,%R13

(3124) 0x598dc3 LEA	-0x1(%R13),%R10

(3124) 0x598dc7 CMP	$0x2,%R10

(3124) 0x598dcb JBE	598ffe

(3124) 0x598dd1 MOV	%R13,%R10

(3124) 0x598dd4 LEA	(,%RDI,8),%RDX

(3124) 0x598ddc XOR	%EAX,%EAX

(3124) 0x598dde VXORPD	%XMM0,%XMM0,%XMM0

(3124) 0x598de2 SHR	$0x2,%R10

(3124) 0x598de6 SAL	$0x5,%R10

(3124) 0x598dea LEA	-0x20(%R10),%RSI

(3124) 0x598dee LEA	(%R15,%RDX,1),%RCX

(3124) 0x598df2 ADD	%R14,%RDX

(3124) 0x598df5 SHR	$0x5,%RSI

(3124) 0x598df9 INC	%RSI

(3124) 0x598dfc AND	$0x7,%ESI

(3124) 0x598dff JE	598eef

(3124) 0x598e05 CMP	$0x1,%RSI

(3124) 0x598e09 JE	598ecc

(3124) 0x598e0f CMP	$0x2,%RSI

(3124) 0x598e13 JE	598eb2

(3124) 0x598e19 CMP	$0x3,%RSI

(3124) 0x598e1d JE	598e98

(3124) 0x598e1f CMP	$0x4,%RSI

(3124) 0x598e23 JE	598e7e

(3124) 0x598e25 CMP	$0x5,%RSI

(3124) 0x598e29 JE	598e64

(3124) 0x598e2b CMP	$0x6,%RSI

(3124) 0x598e2f JE	598e4a

(3124) 0x598e31 VMOVDQU	(%RDX),%YMM5

(3124) 0x598e35 KMOVB	%K1,%K5

(3124) 0x598e39 MOV	$0x20,%EAX

(3124) 0x598e3e VGATHERQPD	(%RBX,%YMM5,8),%YMM9{%K5}

(3124) 0x598e45 VFMADD231PD	(%RCX),%YMM9,%YMM0

(3124) 0x598e4a VMOVDQU	(%RDX,%RAX,1),%YMM10

(3124) 0x598e4f KMOVB	%K1,%K3

(3124) 0x598e53 VGATHERQPD	(%RBX,%YMM10,8),%YMM11{%K3}

(3124) 0x598e5a VFMADD231PD	(%RCX,%RAX,1),%YMM11,%YMM0

(3124) 0x598e60 ADD	$0x20,%RAX

(3124) 0x598e64 VMOVDQU	(%RDX,%RAX,1),%YMM12

(3124) 0x598e69 KMOVB	%K1,%K2

(3124) 0x598e6d VGATHERQPD	(%RBX,%YMM12,8),%YMM13{%K2}

(3124) 0x598e74 VFMADD231PD	(%RCX,%RAX,1),%YMM13,%YMM0

(3124) 0x598e7a ADD	$0x20,%RAX

(3124) 0x598e7e VMOVDQU	(%RDX,%RAX,1),%YMM14

(3124) 0x598e83 KMOVB	%K1,%K4

(3124) 0x598e87 VGATHERQPD	(%RBX,%YMM14,8),%YMM15{%K4}

(3124) 0x598e8e VFMADD231PD	(%RCX,%RAX,1),%YMM15,%YMM0

(3124) 0x598e94 ADD	$0x20,%RAX

(3124) 0x598e98 VMOVDQU	(%RDX,%RAX,1),%YMM3

(3124) 0x598e9d KMOVB	%K1,%K6

(3124) 0x598ea1 VGATHERQPD	(%RBX,%YMM3,8),%YMM7{%K6}

(3124) 0x598ea8 VFMADD231PD	(%RCX,%RAX,1),%YMM7,%YMM0

(3124) 0x598eae ADD	$0x20,%RAX

(3124) 0x598eb2 VMOVDQU	(%RDX,%RAX,1),%YMM1

(3124) 0x598eb7 KMOVB	%K1,%K7

(3124) 0x598ebb VGATHERQPD	(%RBX,%YMM1,8),%YMM4{%K7}

(3124) 0x598ec2 VFMADD231PD	(%RCX,%RAX,1),%YMM4,%YMM0

(3124) 0x598ec8 ADD	$0x20,%RAX

(3124) 0x598ecc VMOVDQU	(%RDX,%RAX,1),%YMM2

(3124) 0x598ed1 KMOVB	%K1,%K5

(3124) 0x598ed5 VGATHERQPD	(%RBX,%YMM2,8),%YMM5{%K5}

(3124) 0x598edc VFMADD231PD	(%RCX,%RAX,1),%YMM5,%YMM0

(3124) 0x598ee2 ADD	$0x20,%RAX

(3124) 0x598ee6 CMP	%R10,%RAX

(3124) 0x598ee9 JE	598fd4

  (3125) 0x598eef VMOVDQU	(%RDX,%RAX,1),%YMM9

  (3125) 0x598ef4 VMOVDQU	0x20(%RDX,%RAX,1),%YMM11

  (3125) 0x598efa KMOVB	%K1,%K3

  (3125) 0x598efe KMOVB	%K1,%K2

  (3125) 0x598f02 VMOVDQU	0x40(%RDX,%RAX,1),%YMM13

  (3125) 0x598f08 VMOVDQU	0x60(%RDX,%RAX,1),%YMM15

  (3125) 0x598f0e KMOVB	%K1,%K4

  (3125) 0x598f12 VMOVDQU	0x80(%RDX,%RAX,1),%YMM3

  (3125) 0x598f1b VMOVDQU	0xa0(%RDX,%RAX,1),%YMM1

  (3125) 0x598f24 KMOVB	%K1,%K6

  (3125) 0x598f28 VMOVDQU	0xc0(%RDX,%RAX,1),%YMM5

  (3125) 0x598f31 KMOVB	%K1,%K7

  (3125) 0x598f35 KMOVB	%K1,%K5

  (3125) 0x598f39 VGATHERQPD	(%RBX,%YMM9,8),%YMM10{%K3}

  (3125) 0x598f40 VMOVDQU	0xe0(%RDX,%RAX,1),%YMM9

  (3125) 0x598f49 KMOVB	%K1,%K3

  (3125) 0x598f4d VGATHERQPD	(%RBX,%YMM11,8),%YMM12{%K2}

  (3125) 0x598f54 KMOVB	%K1,%K2

  (3125) 0x598f58 VFMADD231PD	(%RCX,%RAX,1),%YMM10,%YMM0

  (3125) 0x598f5e VGATHERQPD	(%RBX,%YMM13,8),%YMM14{%K4}

  (3125) 0x598f65 VFMADD231PD	0x20(%RCX,%RAX,1),%YMM12,%YMM0

  (3125) 0x598f6c VGATHERQPD	(%RBX,%YMM3,8),%YMM7{%K7}

  (3125) 0x598f73 VFMADD132PD	0x40(%RCX,%RAX,1),%YMM0,%YMM14

  (3125) 0x598f7a VGATHERQPD	(%RBX,%YMM1,8),%YMM2{%K5}

  (3125) 0x598f81 VGATHERQPD	(%RBX,%YMM15,8),%YMM0{%K6}

  (3125) 0x598f88 VGATHERQPD	(%RBX,%YMM5,8),%YMM4{%K3}

  (3125) 0x598f8f VFMADD132PD	0x60(%RCX,%RAX,1),%YMM14,%YMM0

  (3125) 0x598f96 VFMADD132PD	0x80(%RCX,%RAX,1),%YMM0,%YMM7

  (3125) 0x598fa0 VFMADD132PD	0xa0(%RCX,%RAX,1),%YMM7,%YMM2

  (3125) 0x598faa VFMADD132PD	0xc0(%RCX,%RAX,1),%YMM2,%YMM4

  (3125) 0x598fb4 VGATHERQPD	(%RBX,%YMM9,8),%YMM0{%K2}

  (3125) 0x598fbb VFMADD132PD	0xe0(%RCX,%RAX,1),%YMM4,%YMM0

  (3125) 0x598fc5 ADD	$0x100,%RAX

  (3125) 0x598fcb CMP	%R10,%RAX

  (3125) 0x598fce JNE	598eef

(3124) 0x598fd4 VEXTRACTF64X2	$0x1,%YMM0,%XMM10

(3124) 0x598fdb VADDPD	%XMM0,%XMM10,%XMM11

(3124) 0x598fdf MOV	%R13,%RDX

(3124) 0x598fe2 AND	$-0x4,%RDX

(3124) 0x598fe6 ADD	%RDX,%RDI

(3124) 0x598fe9 AND	$0x3,%R13D

(3124) 0x598fed VUNPCKHPD	%XMM11,%XMM11,%XMM12

(3124) 0x598ff2 VADDPD	%XMM11,%XMM12,%XMM13

(3124) 0x598ff7 VADDSD	%XMM13,%XMM6,%XMM6

(3124) 0x598ffc JE	59904b

(3124) 0x598ffe LEA	(,%RDI,8),%R13

(3124) 0x599006 LEA	0x1(%RDI),%R10

(3124) 0x59900a MOV	(%R14,%R13,1),%RCX

(3124) 0x59900e VMOVSD	(%R15,%R13,1),%XMM14

(3124) 0x599014 VFMADD231SD	(%RBX,%RCX,8),%XMM14,%XMM6

(3124) 0x59901a CMP	%R10,%R8

(3124) 0x59901d JLE	59904b

(3124) 0x59901f MOV	0x8(%R14,%R13,1),%RSI

(3124) 0x599024 ADD	$0x2,%RDI

(3124) 0x599028 VMOVSD	0x8(%R15,%R13,1),%XMM15

(3124) 0x59902f VFMADD231SD	(%RBX,%RSI,8),%XMM15,%XMM6

(3124) 0x599035 CMP	%RDI,%R8

(3124) 0x599038 JLE	59904b

(3124) 0x59903a MOV	0x10(%R14,%R13,1),%RDI

(3124) 0x59903f VMOVSD	(%RBX,%RDI,8),%XMM3

(3124) 0x599044 VFMADD231SD	0x10(%R15,%R13,1),%XMM3,%XMM6

(3124) 0x59904b MOV	0x38(%RSP),%R8

(3124) 0x599050 VMULSD	0x28(%RSP),%XMM6,%XMM7

(3124) 0x599056 VMOVSD	%XMM7,(%R8,%R12,8)

(3124) 0x59905c INC	%R12

(3124) 0x59905f CMP	%R12,%R9

(3124) 0x599062 JNE	598da0

0x599068 JMP	596ed0

0x59906d NOPL	(%RAX)

Coverage (%)	Name	Source Location	Module
►96.79+	gomp_thread_start	team.c:130	libgomp.so.1.0.0
○	start_thread		libc.so.6
○	__GI___clone3		libc.so.6
►1.40+	GOMP_parallel	libgomp.h:982	libgomp.so.1.0.0
○	hypre_CSRMatrixMatvecOutOfPlac[...]	csr_matvec.c:243	exec
○	hypre_ParCSRMatrixMatvecOutOfP[...]	par_csr_matvec.c:216	exec
○	hypre_BoomerAMGCycle	par_cycle.c:429	exec
○	hypre_BoomerAMGSolve	par_amg_solve.c:235	exec
○	hypre_PCGSolve	pcg.c:545	exec
○	main	amg.c:419	exec
○	__libc_start_call_main		libc.so.6
○	__libc_start_main		libc.so.6
○	_start	amg.c:253	exec
►1.36+	GOMP_parallel	libgomp.h:982	libgomp.so.1.0.0
○	hypre_CSRMatrixMatvecOutOfPlac[...]	csr_matvec.c:243	exec
○	hypre_ParCSRMatrixMatvecOutOfP[...]	par_csr_matvec.c:216	exec
○	hypre_PCGSolve	pcg.c:496	exec
○	main	amg.c:419	exec
○	__libc_start_call_main		libc.so.6
○	__libc_start_main		libc.so.6
○	_start	amg.c:253	exec

min	med	avg	max

Percentile Index	10	20	30	40	50	60	70	80	90	100
Value

min	med	avg	max

Percentile Index	10	20	30	40	50	60	70	80	90	100
Value

Path /

Average path: Display a virtual path defined by average values of all real paths

The code analyzed by CQA in that panel excludes loops and represents 0.00% of application time for run gcc_3

Source file and lines	csr_matvec.c:243-404
Module	exec

The function is defined in /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:243-365,371-404.

Warnings:
Ignoring paths for analysis

gain
potential
hint
expert

Code clean check

Detected a slowdown caused by scalar integer instructions (typically used for address computation). By removing them, you can lower the cost of an iteration from 30.13 to 10.33 cycles (2.92x speedup).

Workaround

Try to reorganize arrays of structures to structures of arrays
Consider to permute loops (see vectorization gain report)

Vectorization

Your function is probably not vectorized. Only 11% of vector register length is used (average across all SSE/AVX instructions). By vectorizing your function, you can lower the cost of an iteration from 30.13 to 2.48 cycles (12.15x speedup).

Details

Store and arithmetical SSE/AVX instructions are used in scalar version (process only one data element in vector registers). Since your execution units are vector units, only a vectorized function can use their full power.

Workaround

Try another compiler or update/tune your current one
Make array accesses unit-stride:
- If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA): for(i) a[i].x = b[i].x; (slow, non stride 1) => for(i) a.x[i] = b.x[i]; (fast, stride 1)

Execution units bottlenecks

Found no such bottlenecks but see expert reports for more complex bottlenecks.

No data for this section

CALL instructions

Detected function call instructions.

Details

Calling (and then returning from) a function prevents many compiler optimizations (like vectorization), breaks control flow (which reduces pipeline performance) and executes extra instructions to save/restore the registers used inside it, which is very expensive (dozens of cycles). Consider to inline small functions.

hypre_CSRMatrixGetLoadBalancedPartitionBegin: 1 occurrences►
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:246
hypre_CSRMatrixGetLoadBalancedPartitionEnd: 1 occurrences►
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:247
hypre_error_handler: 3 occurrences►
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:250
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:249
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:248
hypre_fprintf: 3 occurrences►
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:250
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:249
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:248

Complex instructions

Detected COMPLEX INSTRUCTIONS.

Details

These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.

VCOMISD: 11 occurrences►
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:252
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:291
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:293
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:305
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:254
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:266
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:330
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:332
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:344
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:371
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:383

Type of elements and instruction set

11 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).

Matching between your function (in the source code) and the binary function

The binary function does not contain any FP arithmetical operations. The binary function is loading 352 bytes (44 double precision FP elements). The binary function is storing 120 bytes (15 double precision FP elements).

General properties

nb instructions	246
nb uops	241
loop length	1108
used x86 registers	16
used mmx registers	0
used xmm registers	10
used ymm registers	0
used zmm registers	0
nb stack references	7

Front-end

MACRO FUSION NOT POSSIBLE FIT IN UOP CACHE

micro-operation queue	30.13 cycles
front end	30.13 cycles

Back-end

	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15
uops	12.67	12.67	12.67	17.00	17.00	17.00	16.75	16.75	16.75	16.75	9.00	0.00	5.50	8.50	8.00	8.00
cycles	12.67	12.67	12.67	17.00	17.00	17.00	16.75	16.75	16.75	16.75	9.00	0.00	5.50	8.50	8.00	8.00

Execution ports to units layout:

P0: ALU
P1: ALU
P2: ALU
P3: ALU, BRU
P4: ALU, BRU
P5: ALU, BRU
P6 (512 bits): store address, load
P7 (512 bits): store address, load
P8 (512 bits): store address, load
P9 (512 bits): store address, load
P10 (512 bits): VPU, DIV/SQRT
P11 (512 bits): VPU, DIV/SQRT
P12 (512 bits): VPU
P13 (512 bits): VPU
P14 (512 bits): FP store data
P15 (512 bits): FP store data

Cycles executing div or sqrt instructions

Cycles summary

Front-end	30.13
Dispatch	17.00
Overall L1	30.13

Vectorization ratios

INT

all	1%
load	0%
store	0%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
other	1%

all	3%
load	0%
store	0%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	8%

INT+FP

all	1%
load	0%
store	0%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	3%

Vector efficiency ratios

INT

all	11%
load	12%
store	12%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
other	10%

all	12%
load	12%
store	12%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	13%

INT+FP

all	11%
load	12%
store	12%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	11%

Cycles and memory resources usage

Assuming all data fit into the L1 cache, each call to the function takes 30.13 cycles. At this rate:

4% of peak load performance is reached (11.68 out of 256.00 bytes loaded per cycle (GB/s @ 1GHz))
3% of peak store performance is reached (3.98 out of 128.00 bytes stored per cycle (GB/s @ 1GHz))

Front-end bottlenecks

Performance is limited by instruction throughput (loading/decoding program instructions to execution core) (front-end is a bottleneck). By removing all these bottlenecks, you can lower the cost of an iteration from 30.13 to 17.00 cycles (1.77x speedup).

ASM code

In the binary file, the address of the function is: 596af0

Instruction	Nb FU	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P12	P13	P14	P15	Latency	Recip. throughput	Vectorization
PUSH %RBP	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
MOV %RSP,%RBP	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
PUSH %R15	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R13	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R12	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %RBX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
AND $-0x20,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
SUB $0x40,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOV 0x8(%RDI),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x38(%RDI),%RDX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x18(%RDI),%R8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x40(%RDI),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
VMOVSD 0x48(%RDI),%XMM3	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
VMOVSD (%RDI),%XMM7	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
MOV 0x30(%RDI),%RBX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x28(%RDI),%R15	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x20(%RDI),%R13	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x10(%RDI),%R14	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
VMOVSD %XMM3,0x10(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0.50	0.50	1	0.50	scal (12.5%)
VMOVSD %XMM7,0x28(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0.50	0.50	1	0.50	scal (12.5%)
MOV %RCX,%RDI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV %RDX,0x30(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.50	scal (12.5%)
MOV %R8,0x18(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.50	scal (12.5%)
MOV %RCX,0x20(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.50	scal (12.5%)
MOV %RAX,0x38(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.50	scal (12.5%)
CALL 594920 <hypre_CSRMatrixGetLoadBalancedPartitionBegin>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0.50	N/A
MOV 0x20(%RSP),%RDI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
MOV %RAX,%R12	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
CALL 5949b0 <hypre_CSRMatrixGetLoadBalancedPartitionEnd>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0.50	N/A
MOV 0x18(%RSP),%RSI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
VMOVSD 0x10(%RSP),%XMM8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
CMP %RAX,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
MOV %RAX,%R9	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
JG 5978c0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0xdd0>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
TEST %R12,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JS 597860 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0xd70>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
CMP %R12,%R15	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JL 597860 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0xd70>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
TEST %R9,%R9	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JS 597800 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0xd10>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
CMP %R9,%R15	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JL 597800 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0xd10>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
VXORPD %XMM0,%XMM0,%XMM0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	vect (25.0%)
VCOMISD %XMM0,%XMM8	2	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JE 596ef0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x400>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
VMOVSD 0x18b84(%RIP),%XMM4	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
VCOMISD %XMM4,%XMM8	2	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JNE 5974e0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x9f0>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
VMOVSD 0x28(%RSP),%XMM8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
VCOMISD 0x18b7c(%RIP),%XMM8	2	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JE 597c1a <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x112a>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
VCOMISD %XMM4,%XMM8	2	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JE 598208 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x1718>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %R14,%R10	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV %RSI,%RDI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV %R13,%R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
VMOVQ 0x190c6(%RIP),%XMM14	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
NOPW (%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
NOPL (%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
VZEROUPPER	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	vect (25.0%)
LEA -0x28(%RBP),%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.25	N/A
POP %RBX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R12	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R13	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R15	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %RBP	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
RET	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50	N/A
NOPW %CS:(%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
NOPL (%RAX)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
VMOVSD 0x28(%RSP),%XMM10	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
VCOMISD 0x1884a(%RIP),%XMM10	2	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JNE 5971f0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x700>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %RSI,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV (%R11,%R12,8),%RDI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
MOV 0x8(%R11,%R12,8),%R15	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
CMP %R15,%RDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 5971de <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x6ee>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
NOPW %CS:(%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
NOPL (%RAX)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
NOPW %CS:(%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
VCOMISD 0x18540(%RIP),%XMM10	2	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JNE 597f09 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x1419>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %RSI,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV (%R11,%R12,8),%RDI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
MOV 0x8(%R11,%R12,8),%R15	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
CMP %R15,%RDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 5974d1 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x9e1>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
NOPL (%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
VMOVSD 0x18260(%RIP),%XMM1	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
VCOMISD %XMM1,%XMM8	2	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JNE 597913 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0xe23>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
VMOVSD 0x28(%RSP),%XMM8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
VCOMISD %XMM1,%XMM8	2	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JE 5987c5 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x1cd5>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
VCOMISD %XMM4,%XMM8	2	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JNE 598aa7 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x1fb7>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %R14,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV %RSI,%R10	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
MOV %R13,%R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
VMOVQ 0x18796(%RIP),%XMM10	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
NOPW (%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
JMP 596ed0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e0>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
NOPL (%RAX)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
MOV 0x2aaf9(%RIP),%RDI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
MOV $0x5b2b2e,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
MOV %RSI,0x18(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.50	scal (12.5%)
XOR %EAX,%EAX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.25	N/A
MOV $0x5b1f74,%ESI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
MOV %R9,0x10(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.50	scal (12.5%)
VMOVSD %XMM8,0x20(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0.50	0.50	1	0.50	scal (12.5%)
CALL 5a6f00 <hypre_fprintf>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0.50	N/A
MOV $0xfa,%ESI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
XOR %ECX,%ECX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.25	scal (6.3%)
MOV $0x1,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
MOV $0x5b2b50,%EDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
CALL 5aaec0 <hypre_error_handler>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0.50	N/A
MOV 0x18(%RSP),%RSI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x10(%RSP),%R9	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
VMOVSD 0x20(%RSP),%XMM8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
JMP 596b9e <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0xae>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
NOPW %CS:(%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
XCHG %AX,%AX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
MOV 0x2aa99(%RIP),%RDI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
MOV $0x5b2ba8,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
MOV %RSI,0x18(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.50	scal (12.5%)
XOR %EAX,%EAX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.25	N/A
MOV $0x5b1f74,%ESI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
MOV %R9,0x10(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.50	scal (12.5%)
VMOVSD %XMM8,0x20(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0.50	0.50	1	0.50	scal (12.5%)
CALL 5a6f00 <hypre_fprintf>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0.50	N/A
MOV $0xf9,%ESI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
XOR %ECX,%ECX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.25	scal (6.3%)
MOV $0x1,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
MOV $0x5b2b50,%EDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
CALL 5aaec0 <hypre_error_handler>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0.50	N/A
MOV 0x18(%RSP),%RSI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x10(%RSP),%R9	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
VMOVSD 0x20(%RSP),%XMM8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
JMP 596b8c <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x9c>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
NOPW %CS:(%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
XCHG %AX,%AX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
MOV 0x2aa39(%RIP),%RDI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
MOV $0x5b29da,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
MOV %RAX,0x10(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.50	scal (12.5%)
MOV %RSI,0x18(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.50	scal (12.5%)
XOR %EAX,%EAX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.25	N/A
MOV $0x5b1f74,%ESI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
VMOVSD %XMM8,0x20(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0.50	0.50	1	0.50	scal (12.5%)
CALL 5a6f00 <hypre_fprintf>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0.50	N/A
MOV $0xf8,%ESI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
XOR %ECX,%ECX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.25	scal (6.3%)
MOV $0x1,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
MOV $0x5b2b50,%EDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
CALL 5aaec0 <hypre_error_handler>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0.50	N/A
MOV 0x18(%RSP),%RSI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x10(%RSP),%R9	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
VMOVSD 0x20(%RSP),%XMM8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
JMP 596b7a <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x8a>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
VMOVSD 0x28(%RSP),%XMM2	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
VCOMISD %XMM1,%XMM2	2	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JE 5984e7 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x19f7>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
VCOMISD %XMM4,%XMM2	2	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JNE 598d89 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2299>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %R14,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV %RSI,%R10	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
MOV %R13,%R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
VMOVQ 0x18375(%RIP),%XMM5	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
NOPL (%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
JMP 596ed0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e0>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %R14,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV %RSI,%R10	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
MOV %R13,%R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
VMOVQ 0x18088(%RIP),%XMM10	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
NOPL (%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
JMP 596ed0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e0>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %RSI,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV (%R11,%R12,8),%RDI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
MOV 0x8(%R11,%R12,8),%R15	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
CMP %R15,%RDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 5981e5 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x16f5>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
NOPL (%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %R14,%R15	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV %RSI,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV %R13,%R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
XCHG %AX,%AX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
JMP 596ed0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e0>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %R14,%R15	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV %RSI,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV %R13,%R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
NOPL (%RAX)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
JMP 596ed0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e0>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %R14,%R15	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV %RSI,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV %R13,%R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
NOPL (%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
JMP 596ed0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e0>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %R14,%R15	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV %RSI,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV %R13,%R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
NOPL (%RAX)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
JMP 596ed0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e0>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %R14,%R15	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
KXNORB %K1,%K1,%K1	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV %RSI,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV %R13,%R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
JMP 596ed0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e0>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
NOPL (%RAX)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A

The code analyzed by CQA in that panel excludes loops and represents 0.00% of application time for run gcc_3

Source file and lines	csr_matvec.c:243-404
Module	exec

The function is defined in /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:243-365,371-404.

Warnings:
Ignoring paths for analysis

gain
potential
hint
expert

Code clean check

Workaround

Try to reorganize arrays of structures to structures of arrays
Consider to permute loops (see vectorization gain report)

Vectorization

Details

Workaround

Try another compiler or update/tune your current one
Make array accesses unit-stride:
- If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA): for(i) a[i].x = b[i].x; (slow, non stride 1) => for(i) a.x[i] = b.x[i]; (fast, stride 1)

Execution units bottlenecks

Found no such bottlenecks but see expert reports for more complex bottlenecks.

No data for this section

CALL instructions

Detected function call instructions.

Details

hypre_CSRMatrixGetLoadBalancedPartitionBegin: 1 occurrences►
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:246
hypre_CSRMatrixGetLoadBalancedPartitionEnd: 1 occurrences►
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:247
hypre_error_handler: 3 occurrences►
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:250
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:249
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:248
hypre_fprintf: 3 occurrences►
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:250
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:249
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:248

Complex instructions

Detected COMPLEX INSTRUCTIONS.

Details

These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.

VCOMISD: 11 occurrences►
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:252
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:291
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:293
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:305
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:254
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:266
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:330
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:332
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:344
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:371
- /home/eoseret/qaas_runs_ZEN5/173-989-6379/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:383

Type of elements and instruction set

11 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).

Matching between your function (in the source code) and the binary function

General properties

nb instructions	246
nb uops	241
loop length	1108
used x86 registers	16
used mmx registers	0
used xmm registers	10
used ymm registers	0
used zmm registers	0
nb stack references	7

Front-end

MACRO FUSION NOT POSSIBLE FIT IN UOP CACHE

micro-operation queue	30.13 cycles
front end	30.13 cycles

Back-end

	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15
uops	12.67	12.67	12.67	17.00	17.00	17.00	16.75	16.75	16.75	16.75	9.00	0.00	5.50	8.50	8.00	8.00
cycles	12.67	12.67	12.67	17.00	17.00	17.00	16.75	16.75	16.75	16.75	9.00	0.00	5.50	8.50	8.00	8.00

Execution ports to units layout:

P0: ALU
P1: ALU
P2: ALU
P3: ALU, BRU
P4: ALU, BRU
P5: ALU, BRU
P6 (512 bits): store address, load
P7 (512 bits): store address, load
P8 (512 bits): store address, load
P9 (512 bits): store address, load
P10 (512 bits): VPU, DIV/SQRT
P11 (512 bits): VPU, DIV/SQRT
P12 (512 bits): VPU
P13 (512 bits): VPU
P14 (512 bits): FP store data
P15 (512 bits): FP store data

Cycles executing div or sqrt instructions

Cycles summary

Front-end	30.13
Dispatch	17.00
Overall L1	30.13

Vectorization ratios

INT

all	1%
load	0%
store	0%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
other	1%

all	3%
load	0%
store	0%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	8%

INT+FP

all	1%
load	0%
store	0%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	3%

Vector efficiency ratios

INT

all	11%
load	12%
store	12%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
other	10%

all	12%
load	12%
store	12%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	13%

INT+FP

all	11%
load	12%
store	12%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	11%

Cycles and memory resources usage

Assuming all data fit into the L1 cache, each call to the function takes 30.13 cycles. At this rate:

4% of peak load performance is reached (11.68 out of 256.00 bytes loaded per cycle (GB/s @ 1GHz))
3% of peak store performance is reached (3.98 out of 128.00 bytes stored per cycle (GB/s @ 1GHz))

Front-end bottlenecks

ASM code

In the binary file, the address of the function is: 596af0

Instruction	Nb FU	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P12	P13	P14	P15	Latency	Recip. throughput	Vectorization
PUSH %RBP	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
MOV %RSP,%RBP	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
PUSH %R15	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R13	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %R12	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
PUSH %RBX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
AND $-0x20,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
SUB $0x40,%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOV 0x8(%RDI),%RCX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x38(%RDI),%RDX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x18(%RDI),%R8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x40(%RDI),%RAX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
VMOVSD 0x48(%RDI),%XMM3	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
VMOVSD (%RDI),%XMM7	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
MOV 0x30(%RDI),%RBX	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x28(%RDI),%R15	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x20(%RDI),%R13	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x10(%RDI),%R14	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
VMOVSD %XMM3,0x10(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0.50	0.50	1	0.50	scal (12.5%)
VMOVSD %XMM7,0x28(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0.50	0.50	1	0.50	scal (12.5%)
MOV %RCX,%RDI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV %RDX,0x30(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.50	scal (12.5%)
MOV %R8,0x18(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.50	scal (12.5%)
MOV %RCX,0x20(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.50	scal (12.5%)
MOV %RAX,0x38(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.50	scal (12.5%)
CALL 594920 <hypre_CSRMatrixGetLoadBalancedPartitionBegin>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0.50	N/A
MOV 0x20(%RSP),%RDI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
MOV %RAX,%R12	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
CALL 5949b0 <hypre_CSRMatrixGetLoadBalancedPartitionEnd>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0.50	N/A
MOV 0x18(%RSP),%RSI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
VMOVSD 0x10(%RSP),%XMM8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
CMP %RAX,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
MOV %RAX,%R9	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
JG 5978c0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0xdd0>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
TEST %R12,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JS 597860 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0xd70>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
CMP %R12,%R15	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JL 597860 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0xd70>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
TEST %R9,%R9	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JS 597800 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0xd10>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
CMP %R9,%R15	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JL 597800 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0xd10>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
VXORPD %XMM0,%XMM0,%XMM0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	vect (25.0%)
VCOMISD %XMM0,%XMM8	2	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JE 596ef0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x400>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
VMOVSD 0x18b84(%RIP),%XMM4	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
VCOMISD %XMM4,%XMM8	2	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JNE 5974e0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x9f0>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
VMOVSD 0x28(%RSP),%XMM8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
VCOMISD 0x18b7c(%RIP),%XMM8	2	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JE 597c1a <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x112a>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
VCOMISD %XMM4,%XMM8	2	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JE 598208 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x1718>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %R14,%R10	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV %RSI,%RDI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV %R13,%R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
VMOVQ 0x190c6(%RIP),%XMM14	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
NOPW (%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
NOPL (%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
VZEROUPPER	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	vect (25.0%)
LEA -0x28(%RBP),%RSP	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.25	N/A
POP %RBX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R12	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R13	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %R15	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
POP %RBP	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.33	N/A
RET	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50	N/A
NOPW %CS:(%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
NOPL (%RAX)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
VMOVSD 0x28(%RSP),%XMM10	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
VCOMISD 0x1884a(%RIP),%XMM10	2	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JNE 5971f0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x700>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %RSI,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV (%R11,%R12,8),%RDI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
MOV 0x8(%R11,%R12,8),%R15	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
CMP %R15,%RDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 5971de <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x6ee>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
NOPW %CS:(%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
NOPL (%RAX)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
NOPW %CS:(%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
VCOMISD 0x18540(%RIP),%XMM10	2	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JNE 597f09 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x1419>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %RSI,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV (%R11,%R12,8),%RDI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
MOV 0x8(%R11,%R12,8),%R15	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
CMP %R15,%RDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 5974d1 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x9e1>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
NOPL (%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
VMOVSD 0x18260(%RIP),%XMM1	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
VCOMISD %XMM1,%XMM8	2	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JNE 597913 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0xe23>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
VMOVSD 0x28(%RSP),%XMM8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
VCOMISD %XMM1,%XMM8	2	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JE 5987c5 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x1cd5>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
VCOMISD %XMM4,%XMM8	2	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JNE 598aa7 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x1fb7>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %R14,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV %RSI,%R10	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
MOV %R13,%R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
VMOVQ 0x18796(%RIP),%XMM10	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
NOPW (%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
JMP 596ed0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e0>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
NOPL (%RAX)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
MOV 0x2aaf9(%RIP),%RDI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
MOV $0x5b2b2e,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
MOV %RSI,0x18(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.50	scal (12.5%)
XOR %EAX,%EAX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.25	N/A
MOV $0x5b1f74,%ESI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
MOV %R9,0x10(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.50	scal (12.5%)
VMOVSD %XMM8,0x20(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0.50	0.50	1	0.50	scal (12.5%)
CALL 5a6f00 <hypre_fprintf>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0.50	N/A
MOV $0xfa,%ESI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
XOR %ECX,%ECX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.25	scal (6.3%)
MOV $0x1,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
MOV $0x5b2b50,%EDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
CALL 5aaec0 <hypre_error_handler>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0.50	N/A
MOV 0x18(%RSP),%RSI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x10(%RSP),%R9	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
VMOVSD 0x20(%RSP),%XMM8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
JMP 596b9e <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0xae>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
NOPW %CS:(%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
XCHG %AX,%AX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
MOV 0x2aa99(%RIP),%RDI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
MOV $0x5b2ba8,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
MOV %RSI,0x18(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.50	scal (12.5%)
XOR %EAX,%EAX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.25	N/A
MOV $0x5b1f74,%ESI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
MOV %R9,0x10(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.50	scal (12.5%)
VMOVSD %XMM8,0x20(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0.50	0.50	1	0.50	scal (12.5%)
CALL 5a6f00 <hypre_fprintf>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0.50	N/A
MOV $0xf9,%ESI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
XOR %ECX,%ECX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.25	scal (6.3%)
MOV $0x1,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
MOV $0x5b2b50,%EDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
CALL 5aaec0 <hypre_error_handler>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0.50	N/A
MOV 0x18(%RSP),%RSI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x10(%RSP),%R9	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
VMOVSD 0x20(%RSP),%XMM8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
JMP 596b8c <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x9c>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
NOPW %CS:(%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
XCHG %AX,%AX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
MOV 0x2aa39(%RIP),%RDI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
MOV $0x5b29da,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
MOV %RAX,0x10(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.50	scal (12.5%)
MOV %RSI,0x18(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.50	scal (12.5%)
XOR %EAX,%EAX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.25	N/A
MOV $0x5b1f74,%ESI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
VMOVSD %XMM8,0x20(%RSP)	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0.50	0.50	1	0.50	scal (12.5%)
CALL 5a6f00 <hypre_fprintf>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0.50	N/A
MOV $0xf8,%ESI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
XOR %ECX,%ECX	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.25	scal (6.3%)
MOV $0x1,%EDX	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (6.3%)
MOV $0x5b2b50,%EDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
CALL 5aaec0 <hypre_error_handler>	2	0	0	0	0.33	0.33	0.33	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0.50	N/A
MOV 0x18(%RSP),%RSI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
MOV 0x10(%RSP),%R9	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
VMOVSD 0x20(%RSP),%XMM8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
JMP 596b7a <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x8a>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
VMOVSD 0x28(%RSP),%XMM2	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
VCOMISD %XMM1,%XMM2	2	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JE 5984e7 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x19f7>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
VCOMISD %XMM4,%XMM2	2	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0.50	0.50	6	0.50	scal (12.5%)
JNE 598d89 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2299>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %R14,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV %RSI,%R10	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
MOV %R13,%R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
VMOVQ 0x18375(%RIP),%XMM5	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
NOPL (%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
JMP 596ed0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e0>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %R14,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV %RSI,%R10	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
MOV %R13,%R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
VMOVQ 0x18088(%RIP),%XMM10	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	1	0.50	scal (12.5%)
NOPL (%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
JMP 596ed0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e0>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %RSI,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV (%R11,%R12,8),%RDI	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	N/A
MOV 0x8(%R11,%R12,8),%R15	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25	scal (12.5%)
CMP %R15,%RDI	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 5981e5 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x16f5>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
NOPL (%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %R14,%R15	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV %RSI,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV %R13,%R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
XCHG %AX,%AX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
JMP 596ed0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e0>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %R14,%R15	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV %RSI,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV %R13,%R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
NOPL (%RAX)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
JMP 596ed0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e0>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %R14,%R15	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV %RSI,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV %R13,%R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
NOPL (%RAX,%RAX,1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
JMP 596ed0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e0>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (12.5%)
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %R14,%R15	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
KXNORB %K0,%K0,%K0	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV %RSI,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV %R13,%R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
NOPL (%RAX)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
JMP 596ed0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e0>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
CMP %R9,%R12	1	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
JGE 596ed3 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e3>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	1	0.50-1	N/A
MOV %R14,%R15	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
KXNORB %K1,%K1,%K1	1	0	0	0	0	0	0	0	0	0	0	0.50	0	0.50	0	0	1	0.50	N/A
MOV %RSI,%R11	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	N/A
MOV %R13,%R14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.17	scal (12.5%)
NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A
JMP 596ed0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x3e0>	1	0	0	0	0.33	0.33	0.33	0	0	0	0	0	0	0	0	0	0	1	N/A
NOPL (%RAX)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.09	N/A

Name	Coverage (%)	Time (s)
▼hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6–	24.77	12.89
▼Loop 3136 - csr_matvec.c:307-314 - exec–	12.00	5.72
○Loop 3137 - csr_matvec.c:310-312 - exec	0.10	0.05
▼Loop 3128 - csr_matvec.c:334-341 - exec–	1.90	0.91
○Loop 3129 - csr_matvec.c:337-339 - exec	0.00	0.00
▼Loop 3122 - csr_matvec.c:373-380 - exec–	0.00	0.00
○Loop 3123 - csr_matvec.c:376-378 - exec	0.00	0.00
▼Loop 3130 - csr_matvec.c:358-365 - exec–	0.00	0.00
○Loop 3131 - csr_matvec.c:361-363 - exec	0.00	0.00
▼Loop 3118 - csr_matvec.c:268-275 - exec–	0.00	0.00
▼Loop 3116 - csr_matvec.c:268-275 - exec–	0.00	0.00
○Loop 3117 - csr_matvec.c:271-273 - exec	0.00	0.00
▼Loop 3121 - csr_matvec.c:256-263 - exec–	0.00	0.00
▼Loop 3119 - csr_matvec.c:256-263 - exec–	10.77	5.14
○Loop 3120 - csr_matvec.c:259-261 - exec	0.00	0.00
▼Loop 3126 - csr_matvec.c:385-392 - exec–	0.00	0.00
○Loop 3127 - csr_matvec.c:388-390 - exec	0.00	0.00
▼Loop 3134 - csr_matvec.c:295-302 - exec–	0.00	0.00
○Loop 3135 - csr_matvec.c:298-300 - exec	0.00	0.00
▼Loop 3138 - csr_matvec.c:319-326 - exec–	0.00	0.00
○Loop 3139 - csr_matvec.c:322-324 - exec	0.00	0.00
▼Loop 3115 - csr_matvec.c:280-287 - exec–	0.00	0.00
▼Loop 3113 - csr_matvec.c:280-287 - exec–	0.00	0.00
○Loop 3114 - csr_matvec.c:283-285 - exec	0.00	0.00
▼Loop 3124 - csr_matvec.c:397-404 - exec–	0.00	0.00
○Loop 3125 - csr_matvec.c:400-402 - exec	0.00	0.00
▼Loop 3132 - csr_matvec.c:346-353 - exec–	0.00	0.00
○Loop 3133 - csr_matvec.c:349-351 - exec	0.00	0.00

Report Configuration

Code clean check

Workaround

Vectorization

Details

Workaround

Execution units bottlenecks

CALL instructions

Details

Complex instructions

Details

Type of elements and instruction set

Matching between your function (in the source code) and the binary function

General properties

Front-end

Back-end

Cycles summary

Vectorization ratios

Vector efficiency ratios

Cycles and memory resources usage

Front-end bottlenecks

ASM code

Code clean check

Workaround

Vectorization

Details

Workaround

Execution units bottlenecks

CALL instructions

Details

Complex instructions

Details

Type of elements and instruction set

Matching between your function (in the source code) and the binary function

General properties

Front-end

Back-end

Cycles summary

Vectorization ratios

Vector efficiency ratios

Cycles and memory resources usage

Front-end bottlenecks

ASM code