Function: hypre_BoomerAMGBuildMultipass._omp_fn.10 | Module: exec | Source: par_multi_interp.c:1737-1881 [...] | Coverage: 2.49% |
---|
Function: hypre_BoomerAMGBuildMultipass._omp_fn.10 | Module: exec | Source: par_multi_interp.c:1737-1881 [...] | Coverage: 2.49% |
---|
/scratch_na/users/xoserete/qaas_runs/171-172-8217/intel/AMG/build/AMG/AMG/parcsr_ls/par_multi_interp.c: 1737 - 1881 |
-------------------------------------------------------------------------------- |
1737: #pragma omp parallel private(thread_start,thread_stop,my_thread_num,num_threads,k,k1,i,i1,j,j1,sum_C,sum_N,j_start,j_end,cnt,tmp_marker,tmp_marker_offd,cnt_offd,diagonal,alfa,tmp_array,tmp_array_offd) |
[...] |
1746: tmp_marker = NULL; |
1747: if (n_fine) |
1748: { tmp_marker = hypre_CTAlloc(HYPRE_Int,n_fine); } |
1749: tmp_marker_offd = NULL; |
1750: if (num_cols_offd) |
1751: { tmp_marker_offd = hypre_CTAlloc(HYPRE_Int,num_cols_offd); } |
1752: tmp_array = NULL; |
1753: if (n_coarse) |
1754: { tmp_array = hypre_CTAlloc(HYPRE_Int,n_coarse); } |
1755: tmp_array_offd = NULL; |
1756: if (new_num_cols_offd > n_coarse_offd) |
1757: { tmp_array_offd = hypre_CTAlloc(HYPRE_Int,new_num_cols_offd); } |
1758: else |
1759: { tmp_array_offd = hypre_CTAlloc(HYPRE_Int,n_coarse_offd);} |
1760: for (i=0; i < n_fine; i++) |
1761: { tmp_marker[i] = -1; } |
1762: for (i=0; i < num_cols_offd; i++) |
1763: { tmp_marker_offd[i] = -1; } |
1764: |
1765: /* Compute this thread's range of pass_length */ |
1766: my_thread_num = hypre_GetThreadNum(); |
1767: num_threads = hypre_NumActiveThreads(); |
1768: thread_start = pass_pointer[pass] + (pass_length/num_threads)*my_thread_num; |
1769: if (my_thread_num == num_threads-1) |
1770: { thread_stop = pass_pointer[pass] + pass_length; } |
1771: else |
1772: { thread_stop = pass_pointer[pass] + (pass_length/num_threads)*(my_thread_num+1); } |
1773: |
1774: for (i=thread_start; i < thread_stop; i++) |
1775: { |
1776: i1 = pass_array[i]; |
1777: sum_C = 0; |
1778: sum_N = 0; |
1779: j_start = P_diag_start[i1]; |
1780: j_end = j_start+P_diag_i[i1+1]-P_diag_i[i1]; |
1781: cnt = P_diag_i[i1]; |
1782: for (j=j_start; j < j_end; j++) |
1783: { |
1784: k1 = P_diag_pass[pass][j]; |
1785: tmp_array[k1] = cnt; |
1786: P_diag_data[cnt] = 0; |
1787: P_diag_j[cnt++] = k1; |
1788: } |
1789: j_start = P_offd_start[i1]; |
1790: j_end = j_start+P_offd_i[i1+1]-P_offd_i[i1]; |
1791: cnt_offd = P_offd_i[i1]; |
1792: for (j=j_start; j < j_end; j++) |
1793: { |
1794: k1 = P_offd_pass[pass][j]; |
1795: tmp_array_offd[k1] = cnt_offd; |
1796: P_offd_data[cnt_offd] = 0; |
1797: P_offd_j[cnt_offd++] = k1; |
1798: } |
1799: for (j=S_diag_i[i1]; j < S_diag_i[i1+1]; j++) |
1800: { |
1801: j1 = S_diag_j[j]; |
1802: if (assigned[j1] == pass-1) |
1803: tmp_marker[j1] = i1; |
1804: } |
1805: for (j=S_offd_i[i1]; j < S_offd_i[i1+1]; j++) |
1806: { |
1807: j1 = S_offd_j[j]; |
1808: if (assigned_offd[j1] == pass-1) |
1809: tmp_marker_offd[j1] = i1; |
1810: } |
1811: for (j=A_diag_i[i1]+1; j < A_diag_i[i1+1]; j++) |
1812: { |
1813: j1 = A_diag_j[j]; |
1814: if (tmp_marker[j1] == i1) |
1815: { |
1816: for (k=P_diag_i[j1]; k < P_diag_i[j1+1]; k++) |
1817: { |
1818: k1 = P_diag_j[k]; |
1819: alfa = A_diag_data[j]*P_diag_data[k]; |
1820: P_diag_data[tmp_array[k1]] += alfa; |
1821: sum_C += alfa; |
1822: sum_N += alfa; |
1823: } |
1824: for (k=P_offd_i[j1]; k < P_offd_i[j1+1]; k++) |
1825: { |
1826: k1 = P_offd_j[k]; |
1827: alfa = A_diag_data[j]*P_offd_data[k]; |
1828: P_offd_data[tmp_array_offd[k1]] += alfa; |
1829: sum_C += alfa; |
1830: sum_N += alfa; |
1831: } |
1832: } |
1833: else |
1834: { |
1835: if (CF_marker[j1] != -3 && |
1836: (num_functions == 1 || dof_func[i1] == dof_func[j1])) |
1837: sum_N += A_diag_data[j]; |
1838: } |
1839: } |
1840: for (j=A_offd_i[i1]; j < A_offd_i[i1+1]; j++) |
1841: { |
1842: if (col_offd_S_to_A) |
1843: j1 = map_A_to_S[A_offd_j[j]]; |
1844: else |
1845: j1 = A_offd_j[j]; |
1846: |
1847: if (j1 > -1 && tmp_marker_offd[j1] == i1) |
1848: { |
1849: j_start = Pext_start[j1]; |
1850: j_end = j_start+Pext_i[j1+1]; |
1851: for (k=j_start; k < j_end; k++) |
1852: { |
1853: k1 = Pext_pass[pass][k]; |
1854: alfa = A_offd_data[j]*Pext_data[k]; |
1855: if (k1 < 0) |
1856: P_diag_data[tmp_array[-k1-1]] += alfa; |
1857: else |
1858: P_offd_data[tmp_array_offd[k1]] += alfa; |
1859: sum_C += alfa; |
1860: sum_N += alfa; |
1861: } |
1862: } |
1863: else |
1864: { |
1865: if (CF_marker_offd[j1] != -3 && |
1866: (num_functions == 1 || dof_func_offd[j1] == dof_func[i1])) |
1867: sum_N += A_offd_data[j]; |
1868: } |
1869: } |
1870: diagonal = A_diag_data[A_diag_i[i1]]; |
1871: if (sum_C*diagonal) alfa = -sum_N/(sum_C*diagonal); |
1872: |
1873: for (j=P_diag_i[i1]; j < P_diag_i[i1+1]; j++) |
1874: P_diag_data[j] *= alfa; |
1875: for (j=P_offd_i[i1]; j < P_offd_i[i1+1]; j++) |
1876: P_offd_data[j] *= alfa; |
1877: } |
1878: hypre_TFree(tmp_marker); |
1879: hypre_TFree(tmp_marker_offd); |
1880: hypre_TFree(tmp_array); |
1881: hypre_TFree(tmp_array_offd); |
0x46d8c0 PUSH %RBP |
0x46d8c1 MOV %RSP,%RBP |
0x46d8c4 PUSH %R15 |
0x46d8c6 PUSH %R14 |
0x46d8c8 PUSH %R13 |
0x46d8ca PUSH %R12 |
0x46d8cc PUSH %RBX |
0x46d8cd AND $-0x20,%RSP |
0x46d8d1 SUB $0x160,%RSP |
0x46d8d8 MOV 0x148(%RDI),%RAX |
0x46d8df MOV 0x138(%RDI),%RDX |
0x46d8e6 MOV 0x130(%RDI),%RCX |
0x46d8ed MOV 0x128(%RDI),%RBX |
0x46d8f4 MOV 0x108(%RDI),%R9 |
0x46d8fb MOV 0x100(%RDI),%R10 |
0x46d902 MOV %RAX,0x148(%RSP) |
0x46d90a MOV 0xf8(%RDI),%R11 |
0x46d911 MOV 0xf0(%RDI),%R12 |
0x46d918 MOV %RDX,0x88(%RSP) |
0x46d920 MOV 0xe8(%RDI),%R13 |
0x46d927 MOV 0xe0(%RDI),%R14 |
0x46d92e MOV %RCX,0x138(%RSP) |
0x46d936 MOV 0x110(%RDI),%RSI |
0x46d93d MOV %RBX,0x130(%RSP) |
0x46d945 MOV %R9,0xe8(%RSP) |
0x46d94d MOV 0x140(%RDI),%R8 |
0x46d954 MOV %R10,0x100(%RSP) |
0x46d95c MOV 0x120(%RDI),%RDX |
0x46d963 MOV %R11,0x18(%RSP) |
0x46d968 MOV 0x118(%RDI),%RCX |
0x46d96f MOV %R12,0x8(%RSP) |
0x46d974 MOV %R13,0x48(%RSP) |
0x46d979 MOV %R14,0x40(%RSP) |
0x46d97e MOV %RSI,0x158(%RSP) |
0x46d986 MOV 0xd8(%RDI),%R15 |
0x46d98d MOV 0xd0(%RDI),%RAX |
0x46d994 MOV 0xc8(%RDI),%RBX |
0x46d99b MOV 0xc0(%RDI),%R9 |
0x46d9a2 MOV %R15,0x80(%RSP) |
0x46d9aa MOV 0x68(%RDI),%R15 |
0x46d9ae MOV 0xb8(%RDI),%R10 |
0x46d9b5 MOV %RAX,0x78(%RSP) |
0x46d9ba MOV 0xb0(%RDI),%R11 |
0x46d9c1 MOV 0xa8(%RDI),%R12 |
0x46d9c8 MOV %RBX,0xf8(%RSP) |
0x46d9d0 MOV 0x98(%RDI),%R13 |
0x46d9d7 MOV 0x80(%RDI),%R14 |
0x46d9de MOV %R9,0xb0(%RSP) |
0x46d9e6 MOV 0x60(%RDI),%RAX |
0x46d9ea MOV 0x58(%RDI),%RBX |
0x46d9ee MOV %R15,0x128(%RSP) |
0x46d9f6 MOV 0x50(%RDI),%R9 |
0x46d9fa MOV 0x48(%RDI),%R15 |
0x46d9fe MOV %R11,0x38(%RSP) |
0x46da03 MOV %R10,0xf0(%RSP) |
0x46da0b MOV 0x90(%RDI),%R11 |
0x46da12 MOV %R12,0x10(%RSP) |
0x46da17 MOV 0xa0(%RDI),%R10 |
0x46da1e MOV %R13,0xd8(%RSP) |
0x46da26 MOV 0x78(%RDI),%R12 |
0x46da2a MOV %R14,0xd0(%RSP) |
0x46da32 MOV 0x88(%RDI),%R13 |
0x46da39 MOV %RAX,0x70(%RSP) |
0x46da3e MOV 0x70(%RDI),%R14 |
0x46da42 MOV %RBX,0x120(%RSP) |
0x46da4a MOV %R9,0x68(%RSP) |
0x46da4f MOV %R15,0x30(%RSP) |
0x46da54 MOV 0x40(%RDI),%RAX |
0x46da58 MOV 0x38(%RDI),%RBX |
0x46da5c MOV 0x30(%RDI),%R9 |
0x46da60 MOV 0x28(%RDI),%R15 |
0x46da64 MOV %RAX,0x60(%RSP) |
0x46da69 MOV %RBX,0x28(%RSP) |
0x46da6e MOV 0x20(%RDI),%RAX |
0x46da72 MOV 0x18(%RDI),%RBX |
0x46da76 MOV %R9,0x20(%RSP) |
0x46da7b MOV %R15,0x58(%RSP) |
0x46da80 MOV 0x10(%RDI),%R9 |
0x46da84 MOV 0x8(%RDI),%R15 |
0x46da88 MOV (%RDI),%RDI |
0x46da8b MOV %RAX,0xc8(%RSP) |
0x46da93 MOV %RBX,0xa8(%RSP) |
0x46da9b MOV %R9,0x108(%RSP) |
0x46daa3 MOV %R15,0x140(%RSP) |
0x46daab MOV %RDI,0x110(%RSP) |
0x46dab3 TEST %RSI,%RSI |
0x46dab6 JNE 46ef3e |
0x46dabc MOVQ $0,0x150(%RSP) |
0x46dac8 TEST %R14,%R14 |
0x46dacb JNE 46eec2 |
0x46dad1 MOVQ $0,0x118(%RSP) |
0x46dadd TEST %RCX,%RCX |
0x46dae0 JNE 46ee5b |
0x46dae6 XOR %R15D,%R15D |
0x46dae9 CMP %RDX,%R8 |
0x46daec JLE 46ee35 |
0x46daf2 MOV %R11,0xb8(%RSP) |
0x46dafa MOV $0x8,%ESI |
0x46daff MOV %R8,%RDI |
0x46db02 MOV %R10,0xc0(%RSP) |
0x46db0a VMOVSD %XMM2,0xe0(%RSP) |
0x46db13 CALL 58f8a0 <hypre_CAlloc> |
0x46db18 MOV 0xc0(%RSP),%RSI |
0x46db20 CMPQ $0,0x158(%RSP) |
0x46db29 VMOVSD 0xe0(%RSP),%XMM2 |
0x46db32 MOV %RAX,%RBX |
0x46db35 MOV 0xb8(%RSP),%RAX |
0x46db3d JLE 46db8f |
0x46db3f MOV 0x158(%RSP),%RDX |
0x46db47 MOV 0x150(%RSP),%RDI |
0x46db4f MOV %RSI,0xc0(%RSP) |
0x46db57 MOV $0xff,%ESI |
0x46db5c VMOVSD %XMM2,0xe0(%RSP) |
0x46db65 SAL $0x3,%RDX |
0x46db69 MOV %RAX,0xb8(%RSP) |
0x46db71 CALL 4110a0 <memset@plt> |
0x46db76 MOV 0xc0(%RSP),%RSI |
0x46db7e VMOVSD 0xe0(%RSP),%XMM2 |
0x46db87 MOV 0xb8(%RSP),%RAX |
0x46db8f TEST %R14,%R14 |
0x46db92 JLE 46dbe0 |
0x46db94 MOV 0x118(%RSP),%RDI |
0x46db9c MOV %RSI,0xe0(%RSP) |
0x46dba4 MOV $0xff,%ESI |
0x46dba9 LEA (,%R14,8),%RDX |
0x46dbb1 VMOVSD %XMM2,0x158(%RSP) |
0x46dbba MOV %RAX,0xc0(%RSP) |
0x46dbc2 CALL 4110a0 <memset@plt> |
0x46dbc7 MOV 0xe0(%RSP),%RSI |
0x46dbcf VMOVSD 0x158(%RSP),%XMM2 |
0x46dbd8 MOV 0xc0(%RSP),%RAX |
0x46dbe0 MOV %RSI,0xc0(%RSP) |
0x46dbe8 VMOVSD %XMM2,0x158(%RSP) |
0x46dbf1 MOV %RAX,0xb8(%RSP) |
0x46dbf9 CALL 592810 <hypre_GetThreadNum> |
0x46dbfe MOV %RAX,%R14 |
0x46dc01 CALL 592800 <hypre_NumActiveThreads> |
0x46dc06 MOV 0xe8(%RSP),%R8 |
0x46dc0e MOV %R14,%R10 |
0x46dc11 MOV 0xf8(%RSP),%RDX |
0x46dc19 MOV %RAX,%R9 |
0x46dc1c MOV 0x148(%RSP),%RAX |
0x46dc24 MOV 0x148(%RSP),%R11 |
0x46dc2c MOV (%RDX,%R8,8),%RCX |
0x46dc30 LEA (,%R8,8),%RDI |
0x46dc38 VMOVSD 0x158(%RSP),%XMM12 |
0x46dc41 CQTO |
0x46dc43 MOV %RDI,0xe0(%RSP) |
0x46dc4b IDIV %R9 |
0x46dc4e ADD %RCX,%R11 |
0x46dc51 DEC %R9 |
0x46dc54 MOV %R11,%R8 |
0x46dc57 MOV 0xb8(%RSP),%R11 |
0x46dc5f IMUL %RAX,%R10 |
0x46dc63 ADD %R10,%RAX |
0x46dc66 LEA (%RCX,%R10,1),%RSI |
0x46dc6a MOV 0xc0(%RSP),%R10 |
0x46dc72 ADD %RCX,%RAX |
0x46dc75 CMP %R9,%R14 |
0x46dc78 CMOVNE %RAX,%R8 |
0x46dc7c CMP %RSI,%R8 |
0x46dc7f JLE 46eace |
0x46dc85 MOV 0xb0(%RSP),%R14 |
0x46dc8d VMOVQ 0x12b0ab(%RIP),%XMM4 |
0x46dc95 VXORPD %XMM3,%XMM3,%XMM3 |
0x46dc99 LEA (%R14,%R8,8),%RDI |
0x46dc9d LEA (%R14,%RSI,8),%R9 |
0x46dca1 MOV 0xe8(%RSP),%R14 |
0x46dca9 MOV %RDI,0x50(%RSP) |
0x46dcae MOV %R9,0xf8(%RSP) |
0x46dcb6 MOV %R15,%R9 |
0x46dcb9 DEC %R14 |
0x46dcbc MOV 0xa8(%RSP),%R15 |
0x46dcc4 NOPL (%RAX) |
(646) 0x46dcc8 MOV 0xf8(%RSP),%RCX |
(646) 0x46dcd0 MOV 0xd0(%RSP),%R8 |
(646) 0x46dcd8 MOV 0x78(%RSP),%RDX |
(646) 0x46dcdd MOV (%RCX),%RDI |
(646) 0x46dce0 LEA (,%RDI,8),%RAX |
(646) 0x46dce8 MOV (%RDX,%RDI,8),%RDX |
(646) 0x46dcec LEA 0x8(%RAX),%RCX |
(646) 0x46dcf0 MOV %RAX,0x148(%RSP) |
(646) 0x46dcf8 ADD %R8,%RAX |
(646) 0x46dcfb LEA (%R8,%RCX,1),%RSI |
(646) 0x46dcff MOV %RAX,0xb8(%RSP) |
(646) 0x46dd07 MOV (%RAX),%RAX |
(646) 0x46dd0a MOV (%RSI),%R8 |
(646) 0x46dd0d MOV %RSI,0xc0(%RSP) |
(646) 0x46dd15 ADD %RDX,%R8 |
(646) 0x46dd18 SUB %RAX,%R8 |
(646) 0x46dd1b CMP %R8,%RDX |
(646) 0x46dd1e JGE 46df23 |
(646) 0x46dd24 MOV %RAX,%RSI |
(646) 0x46dd27 SUB %RDX,%RSI |
(646) 0x46dd2a SUB %RAX,%RDX |
(646) 0x46dd2d MOV %RDX,0x158(%RSP) |
(646) 0x46dd35 ADD %R8,%RSI |
(646) 0x46dd38 MOV 0xe0(%RSP),%RDX |
(646) 0x46dd40 MOV 0x40(%RSP),%R8 |
(646) 0x46dd45 MOV (%R8,%RDX,1),%R8 |
(646) 0x46dd49 MOV 0x158(%RSP),%RDX |
(646) 0x46dd51 LEA (%R8,%RDX,8),%RDX |
(646) 0x46dd55 MOV %RSI,%R8 |
(646) 0x46dd58 SUB %RAX,%R8 |
(646) 0x46dd5b AND $0x7,%R8D |
(646) 0x46dd5f JE 46de42 |
(646) 0x46dd65 CMP $0x1,%R8 |
(646) 0x46dd69 JE 46de21 |
(646) 0x46dd6f CMP $0x2,%R8 |
(646) 0x46dd73 JE 46de09 |
(646) 0x46dd79 CMP $0x3,%R8 |
(646) 0x46dd7d JE 46ddf1 |
(646) 0x46dd7f CMP $0x4,%R8 |
(646) 0x46dd83 JE 46ddd9 |
(646) 0x46dd85 CMP $0x5,%R8 |
(646) 0x46dd89 JE 46ddc1 |
(646) 0x46dd8b CMP $0x6,%R8 |
(646) 0x46dd8f JE 46dda9 |
(646) 0x46dd91 MOV (%RDX,%RAX,8),%R8 |
(646) 0x46dd95 MOV %RAX,(%R9,%R8,8) |
(646) 0x46dd99 MOVQ $0,(%R12,%RAX,8) |
(646) 0x46dda1 INC %RAX |
(646) 0x46dda4 MOV %R8,-0x8(%R13,%RAX,8) |
(646) 0x46dda9 MOV (%RDX,%RAX,8),%R8 |
(646) 0x46ddad MOV %RAX,(%R9,%R8,8) |
(646) 0x46ddb1 MOVQ $0,(%R12,%RAX,8) |
(646) 0x46ddb9 INC %RAX |
(646) 0x46ddbc MOV %R8,-0x8(%R13,%RAX,8) |
(646) 0x46ddc1 MOV (%RDX,%RAX,8),%R8 |
(646) 0x46ddc5 MOV %RAX,(%R9,%R8,8) |
(646) 0x46ddc9 MOVQ $0,(%R12,%RAX,8) |
(646) 0x46ddd1 INC %RAX |
(646) 0x46ddd4 MOV %R8,-0x8(%R13,%RAX,8) |
(646) 0x46ddd9 MOV (%RDX,%RAX,8),%R8 |
(646) 0x46dddd MOV %RAX,(%R9,%R8,8) |
(646) 0x46dde1 MOVQ $0,(%R12,%RAX,8) |
(646) 0x46dde9 INC %RAX |
(646) 0x46ddec MOV %R8,-0x8(%R13,%RAX,8) |
(646) 0x46ddf1 MOV (%RDX,%RAX,8),%R8 |
(646) 0x46ddf5 MOV %RAX,(%R9,%R8,8) |
(646) 0x46ddf9 MOVQ $0,(%R12,%RAX,8) |
(646) 0x46de01 INC %RAX |
(646) 0x46de04 MOV %R8,-0x8(%R13,%RAX,8) |
(646) 0x46de09 MOV (%RDX,%RAX,8),%R8 |
(646) 0x46de0d MOV %RAX,(%R9,%R8,8) |
(646) 0x46de11 MOVQ $0,(%R12,%RAX,8) |
(646) 0x46de19 INC %RAX |
(646) 0x46de1c MOV %R8,-0x8(%R13,%RAX,8) |
(646) 0x46de21 MOV (%RDX,%RAX,8),%R8 |
(646) 0x46de25 MOV %RAX,(%R9,%R8,8) |
(646) 0x46de29 MOVQ $0,(%R12,%RAX,8) |
(646) 0x46de31 INC %RAX |
(646) 0x46de34 MOV %R8,-0x8(%R13,%RAX,8) |
(646) 0x46de39 CMP %RSI,%RAX |
(646) 0x46de3c JE 46df23 |
(646) 0x46de42 MOV %RBX,0x158(%RSP) |
(657) 0x46de4a MOV (%RDX,%RAX,8),%RBX |
(657) 0x46de4e LEA 0x1(%RAX),%R8 |
(657) 0x46de52 MOV %RAX,(%R9,%RBX,8) |
(657) 0x46de56 MOVQ $0,(%R12,%RAX,8) |
(657) 0x46de5e MOV %RBX,-0x8(%R13,%R8,8) |
(657) 0x46de63 MOV (%RDX,%R8,8),%RBX |
(657) 0x46de67 MOV %R8,(%R9,%RBX,8) |
(657) 0x46de6b MOVQ $0,(%R12,%R8,8) |
(657) 0x46de73 LEA 0x2(%RAX),%R8 |
(657) 0x46de77 MOV %RBX,-0x8(%R13,%R8,8) |
(657) 0x46de7c MOV (%RDX,%R8,8),%RBX |
(657) 0x46de80 MOV %R8,(%R9,%RBX,8) |
(657) 0x46de84 MOVQ $0,(%R12,%R8,8) |
(657) 0x46de8c LEA 0x3(%RAX),%R8 |
(657) 0x46de90 MOV %RBX,-0x8(%R13,%R8,8) |
(657) 0x46de95 MOV (%RDX,%R8,8),%RBX |
(657) 0x46de99 MOV %R8,(%R9,%RBX,8) |
(657) 0x46de9d MOVQ $0,(%R12,%R8,8) |
(657) 0x46dea5 LEA 0x4(%RAX),%R8 |
(657) 0x46dea9 MOV %RBX,-0x8(%R13,%R8,8) |
(657) 0x46deae MOV (%RDX,%R8,8),%RBX |
(657) 0x46deb2 MOV %R8,(%R9,%RBX,8) |
(657) 0x46deb6 MOVQ $0,(%R12,%R8,8) |
(657) 0x46debe LEA 0x5(%RAX),%R8 |
(657) 0x46dec2 MOV %RBX,-0x8(%R13,%R8,8) |
(657) 0x46dec7 MOV (%RDX,%R8,8),%RBX |
(657) 0x46decb MOV %R8,(%R9,%RBX,8) |
(657) 0x46decf MOVQ $0,(%R12,%R8,8) |
(657) 0x46ded7 LEA 0x6(%RAX),%R8 |
(657) 0x46dedb MOV %RBX,-0x8(%R13,%R8,8) |
(657) 0x46dee0 MOV (%RDX,%R8,8),%RBX |
(657) 0x46dee4 MOV %R8,(%R9,%RBX,8) |
(657) 0x46dee8 MOVQ $0,(%R12,%R8,8) |
(657) 0x46def0 LEA 0x7(%RAX),%R8 |
(657) 0x46def4 ADD $0x8,%RAX |
(657) 0x46def8 MOV %RBX,-0x8(%R13,%R8,8) |
(657) 0x46defd MOV (%RDX,%R8,8),%RBX |
(657) 0x46df01 MOV %R8,(%R9,%RBX,8) |
(657) 0x46df05 MOVQ $0,(%R12,%R8,8) |
(657) 0x46df0d MOV %RBX,-0x8(%R13,%RAX,8) |
(657) 0x46df12 CMP %RSI,%RAX |
(657) 0x46df15 JNE 46de4a |
(646) 0x46df1b MOV 0x158(%RSP),%RBX |
(646) 0x46df23 MOV 0x80(%RSP),%RAX |
(646) 0x46df2b MOV 0x148(%RSP),%R8 |
(646) 0x46df33 MOV (%RAX,%RDI,8),%RDX |
(646) 0x46df37 MOV 0xd8(%RSP),%RAX |
(646) 0x46df3f LEA (%RAX,%RCX,1),%RSI |
(646) 0x46df43 ADD %R8,%RAX |
(646) 0x46df46 MOV (%RSI),%R8 |
(646) 0x46df49 MOV %RAX,0xa8(%RSP) |
(646) 0x46df51 MOV (%RAX),%RAX |
(646) 0x46df54 MOV %RSI,0xb0(%RSP) |
(646) 0x46df5c ADD %RDX,%R8 |
(646) 0x46df5f SUB %RAX,%R8 |
(646) 0x46df62 CMP %R8,%RDX |
(646) 0x46df65 JGE 46e16a |
(646) 0x46df6b MOV %RAX,%RSI |
(646) 0x46df6e SUB %RDX,%RSI |
(646) 0x46df71 SUB %RAX,%RDX |
(646) 0x46df74 MOV %RDX,0x158(%RSP) |
(646) 0x46df7c ADD %R8,%RSI |
(646) 0x46df7f MOV 0xe0(%RSP),%RDX |
(646) 0x46df87 MOV 0x48(%RSP),%R8 |
(646) 0x46df8c MOV (%R8,%RDX,1),%R8 |
(646) 0x46df90 MOV 0x158(%RSP),%RDX |
(646) 0x46df98 LEA (%R8,%RDX,8),%RDX |
(646) 0x46df9c MOV %RSI,%R8 |
(646) 0x46df9f SUB %RAX,%R8 |
(646) 0x46dfa2 AND $0x7,%R8D |
(646) 0x46dfa6 JE 46e089 |
(646) 0x46dfac CMP $0x1,%R8 |
(646) 0x46dfb0 JE 46e068 |
(646) 0x46dfb6 CMP $0x2,%R8 |
(646) 0x46dfba JE 46e050 |
(646) 0x46dfc0 CMP $0x3,%R8 |
(646) 0x46dfc4 JE 46e038 |
(646) 0x46dfc6 CMP $0x4,%R8 |
(646) 0x46dfca JE 46e020 |
(646) 0x46dfcc CMP $0x5,%R8 |
(646) 0x46dfd0 JE 46e008 |
(646) 0x46dfd2 CMP $0x6,%R8 |
(646) 0x46dfd6 JE 46dff0 |
(646) 0x46dfd8 MOV (%RDX,%RAX,8),%R8 |
(646) 0x46dfdc MOV %RAX,(%RBX,%R8,8) |
(646) 0x46dfe0 MOVQ $0,(%R11,%RAX,8) |
(646) 0x46dfe8 INC %RAX |
(646) 0x46dfeb MOV %R8,-0x8(%R10,%RAX,8) |
(646) 0x46dff0 MOV (%RDX,%RAX,8),%R8 |
(646) 0x46dff4 MOV %RAX,(%RBX,%R8,8) |
(646) 0x46dff8 MOVQ $0,(%R11,%RAX,8) |
(646) 0x46e000 INC %RAX |
(646) 0x46e003 MOV %R8,-0x8(%R10,%RAX,8) |
(646) 0x46e008 MOV (%RDX,%RAX,8),%R8 |
(646) 0x46e00c MOV %RAX,(%RBX,%R8,8) |
(646) 0x46e010 MOVQ $0,(%R11,%RAX,8) |
(646) 0x46e018 INC %RAX |
(646) 0x46e01b MOV %R8,-0x8(%R10,%RAX,8) |
(646) 0x46e020 MOV (%RDX,%RAX,8),%R8 |
(646) 0x46e024 MOV %RAX,(%RBX,%R8,8) |
(646) 0x46e028 MOVQ $0,(%R11,%RAX,8) |
(646) 0x46e030 INC %RAX |
(646) 0x46e033 MOV %R8,-0x8(%R10,%RAX,8) |
(646) 0x46e038 MOV (%RDX,%RAX,8),%R8 |
(646) 0x46e03c MOV %RAX,(%RBX,%R8,8) |
(646) 0x46e040 MOVQ $0,(%R11,%RAX,8) |
(646) 0x46e048 INC %RAX |
(646) 0x46e04b MOV %R8,-0x8(%R10,%RAX,8) |
(646) 0x46e050 MOV (%RDX,%RAX,8),%R8 |
(646) 0x46e054 MOV %RAX,(%RBX,%R8,8) |
(646) 0x46e058 MOVQ $0,(%R11,%RAX,8) |
(646) 0x46e060 INC %RAX |
(646) 0x46e063 MOV %R8,-0x8(%R10,%RAX,8) |
(646) 0x46e068 MOV (%RDX,%RAX,8),%R8 |
(646) 0x46e06c MOV %RAX,(%RBX,%R8,8) |
(646) 0x46e070 MOVQ $0,(%R11,%RAX,8) |
(646) 0x46e078 INC %RAX |
(646) 0x46e07b MOV %R8,-0x8(%R10,%RAX,8) |
(646) 0x46e080 CMP %RSI,%RAX |
(646) 0x46e083 JE 46e16a |
(646) 0x46e089 MOV %R9,0x158(%RSP) |
(656) 0x46e091 MOV (%RDX,%RAX,8),%R9 |
(656) 0x46e095 LEA 0x1(%RAX),%R8 |
(656) 0x46e099 MOV %RAX,(%RBX,%R9,8) |
(656) 0x46e09d MOVQ $0,(%R11,%RAX,8) |
(656) 0x46e0a5 MOV %R9,-0x8(%R10,%R8,8) |
(656) 0x46e0aa MOV (%RDX,%R8,8),%R9 |
(656) 0x46e0ae MOV %R8,(%RBX,%R9,8) |
(656) 0x46e0b2 MOVQ $0,(%R11,%R8,8) |
(656) 0x46e0ba LEA 0x2(%RAX),%R8 |
(656) 0x46e0be MOV %R9,-0x8(%R10,%R8,8) |
(656) 0x46e0c3 MOV (%RDX,%R8,8),%R9 |
(656) 0x46e0c7 MOV %R8,(%RBX,%R9,8) |
(656) 0x46e0cb MOVQ $0,(%R11,%R8,8) |
(656) 0x46e0d3 LEA 0x3(%RAX),%R8 |
(656) 0x46e0d7 MOV %R9,-0x8(%R10,%R8,8) |
(656) 0x46e0dc MOV (%RDX,%R8,8),%R9 |
(656) 0x46e0e0 MOV %R8,(%RBX,%R9,8) |
(656) 0x46e0e4 MOVQ $0,(%R11,%R8,8) |
(656) 0x46e0ec LEA 0x4(%RAX),%R8 |
(656) 0x46e0f0 MOV %R9,-0x8(%R10,%R8,8) |
(656) 0x46e0f5 MOV (%RDX,%R8,8),%R9 |
(656) 0x46e0f9 MOV %R8,(%RBX,%R9,8) |
(656) 0x46e0fd MOVQ $0,(%R11,%R8,8) |
(656) 0x46e105 LEA 0x5(%RAX),%R8 |
(656) 0x46e109 MOV %R9,-0x8(%R10,%R8,8) |
(656) 0x46e10e MOV (%RDX,%R8,8),%R9 |
(656) 0x46e112 MOV %R8,(%RBX,%R9,8) |
(656) 0x46e116 MOVQ $0,(%R11,%R8,8) |
(656) 0x46e11e LEA 0x6(%RAX),%R8 |
(656) 0x46e122 MOV %R9,-0x8(%R10,%R8,8) |
(656) 0x46e127 MOV (%RDX,%R8,8),%R9 |
(656) 0x46e12b MOV %R8,(%RBX,%R9,8) |
(656) 0x46e12f MOVQ $0,(%R11,%R8,8) |
(656) 0x46e137 LEA 0x7(%RAX),%R8 |
(656) 0x46e13b ADD $0x8,%RAX |
(656) 0x46e13f MOV %R9,-0x8(%R10,%R8,8) |
(656) 0x46e144 MOV (%RDX,%R8,8),%R9 |
(656) 0x46e148 MOV %R8,(%RBX,%R9,8) |
(656) 0x46e14c MOVQ $0,(%R11,%R8,8) |
(656) 0x46e154 MOV %R9,-0x8(%R10,%RAX,8) |
(656) 0x46e159 CMP %RSI,%RAX |
(656) 0x46e15c JNE 46e091 |
(646) 0x46e162 MOV 0x158(%RSP),%R9 |
(646) 0x46e16a MOV 0x68(%RSP),%RSI |
(646) 0x46e16f LEA (%RSI,%RCX,1),%R8 |
(646) 0x46e173 MOV (%RSI,%RDI,8),%RAX |
(646) 0x46e177 MOV (%R8),%RSI |
(646) 0x46e17a CMP %RSI,%RAX |
(646) 0x46e17d JGE 46e1be |
(646) 0x46e17f MOV %RCX,0x158(%RSP) |
(646) 0x46e187 NOPW (%RAX,%RAX,1) |
(655) 0x46e190 MOV 0x120(%RSP),%RCX |
(655) 0x46e198 MOV (%RCX,%RAX,8),%RDX |
(655) 0x46e19c MOV 0x130(%RSP),%RCX |
(655) 0x46e1a4 CMP (%RCX,%RDX,8),%R14 |
(655) 0x46e1a8 JE 46e2f0 |
(655) 0x46e1ae INC %RAX |
(655) 0x46e1b1 CMP %RSI,%RAX |
(655) 0x46e1b4 JL 46e190 |
(646) 0x46e1b6 MOV 0x158(%RSP),%RCX |
(646) 0x46e1be MOV 0x70(%RSP),%R8 |
(646) 0x46e1c3 ADD %R8,%RCX |
(646) 0x46e1c6 MOV (%R8,%RDI,8),%RAX |
(646) 0x46e1ca MOV (%RCX),%RSI |
(646) 0x46e1cd CMP %RSI,%RAX |
(646) 0x46e1d0 JGE 46e1fe |
(646) 0x46e1d2 NOPW (%RAX,%RAX,1) |
(654) 0x46e1d8 MOV 0x128(%RSP),%RDX |
(654) 0x46e1e0 MOV 0x138(%RSP),%R8 |
(654) 0x46e1e8 MOV (%RDX,%RAX,8),%RDX |
(654) 0x46e1ec CMP (%R8,%RDX,8),%R14 |
(654) 0x46e1f0 JE 46e310 |
(654) 0x46e1f6 INC %RAX |
(654) 0x46e1f9 CMP %RSI,%RAX |
(654) 0x46e1fc JL 46e1d8 |
(646) 0x46e1fe MOV 0x58(%RSP),%RCX |
(646) 0x46e203 MOV 0x148(%RSP),%RDX |
(646) 0x46e20b MOV (%RCX,%RDI,8),%R8 |
(646) 0x46e20f MOV 0x8(%RCX,%RDX,1),%RDX |
(646) 0x46e214 LEA 0x1(%R8),%RAX |
(646) 0x46e218 CMP %RDX,%RAX |
(646) 0x46e21b JGE 46edfc |
(646) 0x46e221 MOV 0x20(%RSP),%RCX |
(646) 0x46e226 SAL $0x3,%RAX |
(646) 0x46e22a VXORPD %XMM0,%XMM0,%XMM0 |
(646) 0x46e22e MOV %R15,0xa0(%RSP) |
(646) 0x46e236 MOV %R8,0x98(%RSP) |
(646) 0x46e23e VMOVSD %XMM0,%XMM0,%XMM1 |
(646) 0x46e242 LEA (%RCX,%RAX,1),%RSI |
(646) 0x46e246 LEA (%RCX,%RDX,8),%RDX |
(646) 0x46e24a MOV %RSI,0xe8(%RSP) |
(646) 0x46e252 MOV 0xc8(%RSP),%RSI |
(646) 0x46e25a MOV %RDX,0x158(%RSP) |
(646) 0x46e262 ADD %RSI,%RAX |
(646) 0x46e265 MOV 0xe8(%RSP),%RSI |
(646) 0x46e26d MOV %R14,0xe8(%RSP) |
(646) 0x46e275 JMP 46e2b0 |
0x46e277 NOPW (%RAX,%RAX,1) |
(651) 0x46e280 MOV 0x108(%RSP),%RDX |
(651) 0x46e288 MOV 0x148(%RSP),%R8 |
(651) 0x46e290 MOV (%RDX,%RCX,8),%RCX |
(651) 0x46e294 CMP %RCX,(%RDX,%R8,1) |
(651) 0x46e298 JE 46e2e3 |
(651) 0x46e29a ADD $0x8,%RSI |
(651) 0x46e29e ADD $0x8,%RAX |
(651) 0x46e2a2 CMP %RSI,0x158(%RSP) |
(651) 0x46e2aa JE 46e630 |
(651) 0x46e2b0 MOV (%RSI),%RCX |
(651) 0x46e2b3 MOV 0x150(%RSP),%R15 |
(651) 0x46e2bb LEA (,%RCX,8),%R8 |
(651) 0x46e2c3 CMP (%R15,%RCX,8),%RDI |
(651) 0x46e2c7 JE 46e330 |
(651) 0x46e2c9 MOV 0x110(%RSP),%R14 |
(651) 0x46e2d1 CMPQ $-0x3,(%R14,%RCX,8) |
(651) 0x46e2d6 JE 46e29a |
(651) 0x46e2d8 CMPQ $0x1,0x140(%RSP) |
(651) 0x46e2e1 JNE 46e280 |
(651) 0x46e2e3 VADDSD (%RAX),%XMM0,%XMM0 |
(651) 0x46e2e7 JMP 46e29a |
0x46e2e9 NOPL (%RAX) |
(655) 0x46e2f0 MOV 0x150(%RSP),%RSI |
(655) 0x46e2f8 INC %RAX |
(655) 0x46e2fb MOV %RDI,(%RSI,%RDX,8) |
(655) 0x46e2ff MOV (%R8),%RSI |
(655) 0x46e302 CMP %RAX,%RSI |
(655) 0x46e305 JG 46e190 |
(646) 0x46e30b JMP 46e1b6 |
(654) 0x46e310 MOV 0x118(%RSP),%RSI |
(654) 0x46e318 INC %RAX |
(654) 0x46e31b MOV %RDI,(%RSI,%RDX,8) |
(654) 0x46e31f MOV (%RCX),%RSI |
(654) 0x46e322 CMP %RAX,%RSI |
(654) 0x46e325 JG 46e1d8 |
(646) 0x46e32b JMP 46e1fe |
(651) 0x46e330 MOV 0xd0(%RSP),%R15 |
(651) 0x46e338 MOV (%R15,%RCX,8),%RDX |
(651) 0x46e33c MOV 0x8(%R15,%R8,1),%R15 |
(651) 0x46e341 CMP %R15,%RDX |
(651) 0x46e344 JGE 46e4b3 |
(651) 0x46e34a MOV %R15,%R14 |
(651) 0x46e34d SUB %RDX,%R14 |
(651) 0x46e350 AND $0x3,%R14D |
(651) 0x46e354 JE 46e3f7 |
(651) 0x46e35a CMP $0x1,%R14 |
(651) 0x46e35e JE 46e3c0 |
(651) 0x46e360 CMP $0x2,%R14 |
(651) 0x46e364 JE 46e392 |
(651) 0x46e366 MOV (%R13,%RDX,8),%R14 |
(651) 0x46e36b VMOVSD (%RAX),%XMM5 |
(651) 0x46e36f VMULSD (%R12,%RDX,8),%XMM5,%XMM6 |
(651) 0x46e375 INC %RDX |
(651) 0x46e378 MOV (%R9,%R14,8),%R14 |
(651) 0x46e37c LEA (%R12,%R14,8),%R14 |
(651) 0x46e380 VADDSD (%R14),%XMM6,%XMM7 |
(651) 0x46e385 VADDSD %XMM6,%XMM1,%XMM1 |
(651) 0x46e389 VADDSD %XMM6,%XMM0,%XMM0 |
(651) 0x46e38d VMOVSD %XMM7,(%R14) |
(651) 0x46e392 MOV (%R13,%RDX,8),%R14 |
(651) 0x46e397 VMOVSD (%RAX),%XMM8 |
(651) 0x46e39b VMULSD (%R12,%RDX,8),%XMM8,%XMM9 |
(651) 0x46e3a1 INC %RDX |
(651) 0x46e3a4 MOV (%R9,%R14,8),%R14 |
(651) 0x46e3a8 LEA (%R12,%R14,8),%R14 |
(651) 0x46e3ac VADDSD (%R14),%XMM9,%XMM10 |
(651) 0x46e3b1 VADDSD %XMM9,%XMM1,%XMM1 |
(651) 0x46e3b6 VADDSD %XMM9,%XMM0,%XMM0 |
(651) 0x46e3bb VMOVSD %XMM10,(%R14) |
(651) 0x46e3c0 MOV (%R13,%RDX,8),%R14 |
(651) 0x46e3c5 VMOVSD (%RAX),%XMM11 |
(651) 0x46e3c9 VMULSD (%R12,%RDX,8),%XMM11,%XMM12 |
(651) 0x46e3cf INC %RDX |
(651) 0x46e3d2 MOV (%R9,%R14,8),%R14 |
(651) 0x46e3d6 LEA (%R12,%R14,8),%R14 |
(651) 0x46e3da VADDSD (%R14),%XMM12,%XMM13 |
(651) 0x46e3df VADDSD %XMM12,%XMM1,%XMM1 |
(651) 0x46e3e4 VADDSD %XMM12,%XMM0,%XMM0 |
(651) 0x46e3e9 VMOVSD %XMM13,(%R14) |
(651) 0x46e3ee CMP %R15,%RDX |
(651) 0x46e3f1 JE 46e4b3 |
(653) 0x46e3f7 MOV (%R13,%RDX,8),%R14 |
(653) 0x46e3fc VMOVSD (%RAX),%XMM14 |
(653) 0x46e400 VMULSD (%R12,%RDX,8),%XMM14,%XMM15 |
(653) 0x46e406 MOV (%R9,%R14,8),%R14 |
(653) 0x46e40a LEA (%R12,%R14,8),%R14 |
(653) 0x46e40e VADDSD (%R14),%XMM15,%XMM2 |
(653) 0x46e413 VADDSD %XMM15,%XMM1,%XMM6 |
(653) 0x46e418 VADDSD %XMM15,%XMM0,%XMM7 |
(653) 0x46e41d VMOVSD %XMM2,(%R14) |
(653) 0x46e422 MOV 0x8(%R13,%RDX,8),%R14 |
(653) 0x46e427 VMOVSD (%RAX),%XMM5 |
(653) 0x46e42b VMULSD 0x8(%R12,%RDX,8),%XMM5,%XMM8 |
(653) 0x46e432 MOV (%R9,%R14,8),%R14 |
(653) 0x46e436 LEA (%R12,%R14,8),%R14 |
(653) 0x46e43a VADDSD (%R14),%XMM8,%XMM9 |
(653) 0x46e43f VADDSD %XMM8,%XMM6,%XMM10 |
(653) 0x46e444 VADDSD %XMM8,%XMM7,%XMM11 |
(653) 0x46e449 VMOVSD %XMM9,(%R14) |
(653) 0x46e44e MOV 0x10(%R13,%RDX,8),%R14 |
(653) 0x46e453 VMOVSD (%RAX),%XMM12 |
(653) 0x46e457 VMULSD 0x10(%R12,%RDX,8),%XMM12,%XMM13 |
(653) 0x46e45e MOV (%R9,%R14,8),%R14 |
(653) 0x46e462 LEA (%R12,%R14,8),%R14 |
(653) 0x46e466 VADDSD (%R14),%XMM13,%XMM1 |
(653) 0x46e46b VADDSD %XMM13,%XMM10,%XMM14 |
(653) 0x46e470 VADDSD %XMM13,%XMM11,%XMM0 |
(653) 0x46e475 VMOVSD %XMM1,(%R14) |
(653) 0x46e47a MOV 0x18(%R13,%RDX,8),%R14 |
(653) 0x46e47f VMOVSD (%RAX),%XMM15 |
(653) 0x46e483 VMULSD 0x18(%R12,%RDX,8),%XMM15,%XMM12 |
(653) 0x46e48a ADD $0x4,%RDX |
(653) 0x46e48e MOV (%R9,%R14,8),%R14 |
(653) 0x46e492 LEA (%R12,%R14,8),%R14 |
(653) 0x46e496 VADDSD (%R14),%XMM12,%XMM2 |
(653) 0x46e49b VADDSD %XMM12,%XMM14,%XMM1 |
(653) 0x46e4a0 VADDSD %XMM12,%XMM0,%XMM0 |
(653) 0x46e4a5 VMOVSD %XMM2,(%R14) |
(653) 0x46e4aa CMP %R15,%RDX |
(653) 0x46e4ad JNE 46e3f7 |
(651) 0x46e4b3 MOV 0xd8(%RSP),%R15 |
(651) 0x46e4bb MOV (%R15,%RCX,8),%RDX |
(651) 0x46e4bf MOV 0x8(%R15,%R8,1),%R8 |
(651) 0x46e4c4 CMP %R8,%RDX |
(651) 0x46e4c7 JGE 46e29a |
(651) 0x46e4cd MOV %R8,%RCX |
(651) 0x46e4d0 SUB %RDX,%RCX |
(651) 0x46e4d3 AND $0x3,%ECX |
(651) 0x46e4d6 JE 46e570 |
(651) 0x46e4dc CMP $0x1,%RCX |
(651) 0x46e4e0 JE 46e53c |
(651) 0x46e4e2 CMP $0x2,%RCX |
(651) 0x46e4e6 JE 46e511 |
(651) 0x46e4e8 MOV (%R10,%RDX,8),%R14 |
(651) 0x46e4ec VMOVSD (%RAX),%XMM6 |
(651) 0x46e4f0 VMULSD (%R11,%RDX,8),%XMM6,%XMM7 |
(651) 0x46e4f6 INC %RDX |
(651) 0x46e4f9 MOV (%RBX,%R14,8),%R15 |
(651) 0x46e4fd LEA (%R11,%R15,8),%RCX |
(651) 0x46e501 VADDSD (%RCX),%XMM7,%XMM5 |
(651) 0x46e505 VADDSD %XMM7,%XMM1,%XMM1 |
(651) 0x46e509 VADDSD %XMM7,%XMM0,%XMM0 |
(651) 0x46e50d VMOVSD %XMM5,(%RCX) |
(651) 0x46e511 MOV (%R10,%RDX,8),%R14 |
(651) 0x46e515 VMOVSD (%RAX),%XMM8 |
(651) 0x46e519 VMULSD (%R11,%RDX,8),%XMM8,%XMM9 |
(651) 0x46e51f INC %RDX |
(651) 0x46e522 MOV (%RBX,%R14,8),%R15 |
(651) 0x46e526 LEA (%R11,%R15,8),%RCX |
(651) 0x46e52a VADDSD (%RCX),%XMM9,%XMM10 |
(651) 0x46e52e VADDSD %XMM9,%XMM1,%XMM1 |
(651) 0x46e533 VADDSD %XMM9,%XMM0,%XMM0 |
(651) 0x46e538 VMOVSD %XMM10,(%RCX) |
(651) 0x46e53c MOV (%R10,%RDX,8),%R14 |
(651) 0x46e540 VMOVSD (%RAX),%XMM11 |
(651) 0x46e544 VMULSD (%R11,%RDX,8),%XMM11,%XMM12 |
(651) 0x46e54a INC %RDX |
(651) 0x46e54d MOV (%RBX,%R14,8),%R15 |
(651) 0x46e551 LEA (%R11,%R15,8),%RCX |
(651) 0x46e555 VADDSD (%RCX),%XMM12,%XMM13 |
(651) 0x46e559 VADDSD %XMM12,%XMM1,%XMM1 |
(651) 0x46e55e VADDSD %XMM12,%XMM0,%XMM0 |
(651) 0x46e563 VMOVSD %XMM13,(%RCX) |
(651) 0x46e567 CMP %R8,%RDX |
(651) 0x46e56a JE 46e29a |
(652) 0x46e570 MOV (%R10,%RDX,8),%R14 |
(652) 0x46e574 VMOVSD (%RAX),%XMM12 |
(652) 0x46e578 VMULSD (%R11,%RDX,8),%XMM12,%XMM14 |
(652) 0x46e57e MOV (%RBX,%R14,8),%R15 |
(652) 0x46e582 MOV 0x8(%R10,%RDX,8),%R14 |
(652) 0x46e587 LEA (%R11,%R15,8),%RCX |
(652) 0x46e58b MOV (%RBX,%R14,8),%R15 |
(652) 0x46e58f MOV 0x10(%R10,%RDX,8),%R14 |
(652) 0x46e594 VADDSD (%RCX),%XMM14,%XMM15 |
(652) 0x46e598 VADDSD %XMM14,%XMM1,%XMM1 |
(652) 0x46e59d VADDSD %XMM14,%XMM0,%XMM0 |
(652) 0x46e5a2 VMOVSD %XMM15,(%RCX) |
(652) 0x46e5a6 LEA (%R11,%R15,8),%RCX |
(652) 0x46e5aa VMOVSD (%RAX),%XMM2 |
(652) 0x46e5ae MOV (%RBX,%R14,8),%R15 |
(652) 0x46e5b2 VMULSD 0x8(%R11,%RDX,8),%XMM2,%XMM6 |
(652) 0x46e5b9 MOV 0x18(%R10,%RDX,8),%R14 |
(652) 0x46e5be VADDSD (%RCX),%XMM6,%XMM7 |
(652) 0x46e5c2 VMOVSD %XMM7,(%RCX) |
(652) 0x46e5c6 LEA (%R11,%R15,8),%RCX |
(652) 0x46e5ca VMOVSD (%RAX),%XMM5 |
(652) 0x46e5ce MOV (%RBX,%R14,8),%R15 |
(652) 0x46e5d2 VMULSD 0x10(%R11,%RDX,8),%XMM5,%XMM10 |
(652) 0x46e5d9 VADDSD %XMM6,%XMM1,%XMM8 |
(652) 0x46e5dd VADDSD %XMM6,%XMM0,%XMM9 |
(652) 0x46e5e1 VADDSD (%RCX),%XMM10,%XMM11 |
(652) 0x46e5e5 VMOVSD %XMM11,(%RCX) |
(652) 0x46e5e9 VMOVSD (%RAX),%XMM12 |
(652) 0x46e5ed VMULSD 0x18(%R11,%RDX,8),%XMM12,%XMM12 |
(652) 0x46e5f4 LEA (%R11,%R15,8),%RCX |
(652) 0x46e5f8 VADDSD %XMM10,%XMM8,%XMM13 |
(652) 0x46e5fd VADDSD %XMM10,%XMM9,%XMM14 |
(652) 0x46e602 ADD $0x4,%RDX |
(652) 0x46e606 VADDSD (%RCX),%XMM12,%XMM15 |
(652) 0x46e60a VADDSD %XMM12,%XMM13,%XMM1 |
(652) 0x46e60f VADDSD %XMM12,%XMM14,%XMM0 |
(652) 0x46e614 VMOVSD %XMM15,(%RCX) |
(652) 0x46e618 CMP %R8,%RDX |
(652) 0x46e61b JNE 46e570 |
(651) 0x46e621 JMP 46e29a |
0x46e626 NOPW %CS:(%RAX,%RAX,1) |
(646) 0x46e630 MOV 0xa0(%RSP),%R15 |
(646) 0x46e638 MOV 0x98(%RSP),%R8 |
(646) 0x46e640 MOV 0xe8(%RSP),%R14 |
(646) 0x46e648 MOV 0x60(%RSP),%RCX |
(646) 0x46e64d MOV 0x148(%RSP),%RAX |
(646) 0x46e655 MOV (%RCX,%RDI,8),%RDX |
(646) 0x46e659 MOV 0x8(%RCX,%RAX,1),%RCX |
(646) 0x46e65e CMP %RCX,%RDX |
(646) 0x46e661 JGE 46e763 |
(646) 0x46e667 MOV 0x30(%RSP),%RAX |
(646) 0x46e66c SAL $0x3,%RDX |
(646) 0x46e670 MOV %R10,0xa0(%RSP) |
(646) 0x46e678 MOV %R13,0x98(%RSP) |
(646) 0x46e680 LEA (%RAX,%RDX,1),%RSI |
(646) 0x46e684 MOV %R8,0x90(%RSP) |
(646) 0x46e68c MOV %RSI,0x158(%RSP) |
(646) 0x46e694 MOV 0x28(%RSP),%RSI |
(646) 0x46e699 ADD %RSI,%RDX |
(646) 0x46e69c LEA (%RAX,%RCX,8),%RSI |
(646) 0x46e6a0 MOV %R14,%RAX |
(646) 0x46e6a3 MOV 0x38(%RSP),%R14 |
(646) 0x46e6a8 JMP 46e6ec |
0x46e6aa NOPW (%RAX,%RAX,1) |
(649) 0x46e6b0 MOV 0x108(%RSP),%R10 |
(649) 0x46e6b8 MOV 0x148(%RSP),%R13 |
(649) 0x46e6c0 MOV 0xf0(%RSP),%RCX |
(649) 0x46e6c8 MOV (%R10,%R13,1),%R10 |
(649) 0x46e6cc CMP %R10,(%RCX,%R8,1) |
(649) 0x46e6d0 JE 46e73f |
(649) 0x46e6d2 ADDQ $0x8,0x158(%RSP) |
(649) 0x46e6db ADD $0x8,%RDX |
(649) 0x46e6df MOV 0x158(%RSP),%RCX |
(649) 0x46e6e7 CMP %RSI,%RCX |
(649) 0x46e6ea JE 46e748 |
(649) 0x46e6ec MOV 0x158(%RSP),%R13 |
(649) 0x46e6f4 MOV (%R13),%RCX |
(649) 0x46e6f8 TEST %R15,%R15 |
(649) 0x46e6fb JE 46e709 |
(649) 0x46e6fd MOV 0x100(%RSP),%R10 |
(649) 0x46e705 MOV (%R10,%RCX,8),%RCX |
(649) 0x46e709 LEA (,%RCX,8),%R8 |
(649) 0x46e711 TEST %RCX,%RCX |
(649) 0x46e714 JS 46e729 |
(649) 0x46e716 MOV 0x118(%RSP),%R13 |
(649) 0x46e71e CMP (%R13,%RCX,8),%RDI |
(649) 0x46e723 JE 46eb10 |
(649) 0x46e729 CMPQ $-0x3,(%R14,%R8,1) |
(649) 0x46e72e JE 46e6d2 |
(649) 0x46e730 CMPQ $0x1,0x140(%RSP) |
(649) 0x46e739 JNE 46e6b0 |
(649) 0x46e73f VADDSD (%RDX),%XMM0,%XMM0 |
(649) 0x46e743 JMP 46e6d2 |
0x46e745 NOPL (%RAX) |
(646) 0x46e748 MOV 0xa0(%RSP),%R10 |
(646) 0x46e750 MOV 0x98(%RSP),%R13 |
(646) 0x46e758 MOV %RAX,%R14 |
(646) 0x46e75b MOV 0x90(%RSP),%R8 |
(646) 0x46e763 MOV 0xc8(%RSP),%RDI |
(646) 0x46e76b VMULSD (%RDI,%R8,8),%XMM1,%XMM9 |
(646) 0x46e771 VCOMISD %XMM3,%XMM9 |
(646) 0x46e775 JE 46e780 |
(646) 0x46e777 VXORPD %XMM4,%XMM0,%XMM10 |
(646) 0x46e77b VDIVSD %XMM9,%XMM10,%XMM12 |
(646) 0x46e780 MOV 0xb8(%RSP),%R8 |
(646) 0x46e788 MOV 0xc0(%RSP),%RAX |
(646) 0x46e790 MOV (%R8),%RSI |
(646) 0x46e793 MOV (%RAX),%RCX |
(646) 0x46e796 CMP %RCX,%RSI |
(646) 0x46e799 JGE 46e916 |
(646) 0x46e79f SUB %RSI,%RCX |
(646) 0x46e7a2 MOV %RSI,%RDI |
(646) 0x46e7a5 LEA -0x1(%RCX),%RDX |
(646) 0x46e7a9 CMP $0x2,%RDX |
(646) 0x46e7ad JBE 46ee09 |
(646) 0x46e7b3 MOV %RCX,%RDX |
(646) 0x46e7b6 LEA (%R12,%RSI,8),%RAX |
(646) 0x46e7ba VBROADCASTSD %XMM12,%YMM5 |
(646) 0x46e7bf SHR $0x2,%RDX |
(646) 0x46e7c3 SAL $0x5,%RDX |
(646) 0x46e7c7 LEA (%RDX,%RAX,1),%R8 |
(646) 0x46e7cb SUB $0x20,%RDX |
(646) 0x46e7cf SHR $0x5,%RDX |
(646) 0x46e7d3 INC %RDX |
(646) 0x46e7d6 AND $0x7,%EDX |
(646) 0x46e7d9 JE 46e863 |
(646) 0x46e7df CMP $0x1,%RDX |
(646) 0x46e7e3 JE 46e851 |
(646) 0x46e7e5 CMP $0x2,%RDX |
(646) 0x46e7e9 JE 46e844 |
(646) 0x46e7eb CMP $0x3,%RDX |
(646) 0x46e7ef JE 46e837 |
(646) 0x46e7f1 CMP $0x4,%RDX |
(646) 0x46e7f5 JE 46e82a |
(646) 0x46e7f7 CMP $0x5,%RDX |
(646) 0x46e7fb JE 46e81d |
(646) 0x46e7fd CMP $0x6,%RDX |
(646) 0x46e801 JE 46e810 |
(646) 0x46e803 VMULPD (%RAX),%YMM5,%YMM11 |
(646) 0x46e807 ADD $0x20,%RAX |
(646) 0x46e80b VMOVUPD %YMM11,-0x20(%RAX) |
(646) 0x46e810 VMULPD (%RAX),%YMM5,%YMM13 |
(646) 0x46e814 ADD $0x20,%RAX |
(646) 0x46e818 VMOVUPD %YMM13,-0x20(%RAX) |
(646) 0x46e81d VMULPD (%RAX),%YMM5,%YMM14 |
(646) 0x46e821 ADD $0x20,%RAX |
(646) 0x46e825 VMOVUPD %YMM14,-0x20(%RAX) |
(646) 0x46e82a VMULPD (%RAX),%YMM5,%YMM15 |
(646) 0x46e82e ADD $0x20,%RAX |
(646) 0x46e832 VMOVUPD %YMM15,-0x20(%RAX) |
(646) 0x46e837 VMULPD (%RAX),%YMM5,%YMM2 |
(646) 0x46e83b ADD $0x20,%RAX |
(646) 0x46e83f VMOVUPD %YMM2,-0x20(%RAX) |
(646) 0x46e844 VMULPD (%RAX),%YMM5,%YMM6 |
(646) 0x46e848 ADD $0x20,%RAX |
(646) 0x46e84c VMOVUPD %YMM6,-0x20(%RAX) |
(646) 0x46e851 VMULPD (%RAX),%YMM5,%YMM7 |
(646) 0x46e855 ADD $0x20,%RAX |
(646) 0x46e859 VMOVUPD %YMM7,-0x20(%RAX) |
(646) 0x46e85e CMP %R8,%RAX |
(646) 0x46e861 JE 46e8d2 |
(648) 0x46e863 VMULPD (%RAX),%YMM5,%YMM1 |
(648) 0x46e867 ADD $0x100,%RAX |
(648) 0x46e86d VMULPD -0xe0(%RAX),%YMM5,%YMM0 |
(648) 0x46e875 VMULPD -0xc0(%RAX),%YMM5,%YMM8 |
(648) 0x46e87d VMULPD -0xa0(%RAX),%YMM5,%YMM9 |
(648) 0x46e885 VMULPD -0x80(%RAX),%YMM5,%YMM10 |
(648) 0x46e88a VMULPD -0x60(%RAX),%YMM5,%YMM11 |
(648) 0x46e88f VMOVUPD %YMM1,-0x100(%RAX) |
(648) 0x46e897 VMULPD -0x40(%RAX),%YMM5,%YMM13 |
(648) 0x46e89c VMOVUPD %YMM0,-0xe0(%RAX) |
(648) 0x46e8a4 VMULPD -0x20(%RAX),%YMM5,%YMM14 |
(648) 0x46e8a9 VMOVUPD %YMM8,-0xc0(%RAX) |
(648) 0x46e8b1 VMOVUPD %YMM9,-0xa0(%RAX) |
(648) 0x46e8b9 VMOVUPD %YMM10,-0x80(%RAX) |
(648) 0x46e8be VMOVUPD %YMM11,-0x60(%RAX) |
(648) 0x46e8c3 VMOVUPD %YMM13,-0x40(%RAX) |
(648) 0x46e8c8 VMOVUPD %YMM14,-0x20(%RAX) |
(648) 0x46e8cd CMP %R8,%RAX |
(648) 0x46e8d0 JNE 46e863 |
(646) 0x46e8d2 MOV %RCX,%R8 |
(646) 0x46e8d5 AND $-0x4,%R8 |
(646) 0x46e8d9 ADD %R8,%RSI |
(646) 0x46e8dc TEST $0x3,%CL |
(646) 0x46e8df JE 46e916 |
(646) 0x46e8e1 SUB %R8,%RCX |
(646) 0x46e8e4 CMP $0x1,%RCX |
(646) 0x46e8e8 JE 46e90a |
(646) 0x46e8ea ADD %RDI,%R8 |
(646) 0x46e8ed VMOVDDUP %XMM12,%XMM5 |
(646) 0x46e8f2 LEA (%R12,%R8,8),%RDI |
(646) 0x46e8f6 VMULPD (%RDI),%XMM5,%XMM15 |
(646) 0x46e8fa VMOVUPD %XMM15,(%RDI) |
(646) 0x46e8fe TEST $0x1,%CL |
(646) 0x46e901 JE 46e916 |
(646) 0x46e903 AND $-0x2,%RCX |
(646) 0x46e907 ADD %RCX,%RSI |
(646) 0x46e90a LEA (%R12,%RSI,8),%RSI |
(646) 0x46e90e VMULSD (%RSI),%XMM12,%XMM2 |
(646) 0x46e912 VMOVSD %XMM2,(%RSI) |
(646) 0x46e916 MOV 0xa8(%RSP),%RCX |
(646) 0x46e91e MOV 0xb0(%RSP),%RAX |
(646) 0x46e926 MOV (%RCX),%RSI |
(646) 0x46e929 MOV (%RAX),%RCX |
(646) 0x46e92c CMP %RSI,%RCX |
(646) 0x46e92f JLE 46eaac |
(646) 0x46e935 SUB %RSI,%RCX |
(646) 0x46e938 MOV %RSI,%RDI |
(646) 0x46e93b LEA -0x1(%RCX),%RDX |
(646) 0x46e93f CMP $0x2,%RDX |
(646) 0x46e943 JBE 46ee11 |
(646) 0x46e949 MOV %RCX,%RDX |
(646) 0x46e94c LEA (%R11,%RSI,8),%RAX |
(646) 0x46e950 VBROADCASTSD %XMM12,%YMM6 |
(646) 0x46e955 SHR $0x2,%RDX |
(646) 0x46e959 SAL $0x5,%RDX |
(646) 0x46e95d LEA (%RDX,%RAX,1),%R8 |
(646) 0x46e961 SUB $0x20,%RDX |
(646) 0x46e965 SHR $0x5,%RDX |
(646) 0x46e969 INC %RDX |
(646) 0x46e96c AND $0x7,%EDX |
(646) 0x46e96f JE 46e9f9 |
(646) 0x46e975 CMP $0x1,%RDX |
(646) 0x46e979 JE 46e9e7 |
(646) 0x46e97b CMP $0x2,%RDX |
(646) 0x46e97f JE 46e9da |
(646) 0x46e981 CMP $0x3,%RDX |
(646) 0x46e985 JE 46e9cd |
(646) 0x46e987 CMP $0x4,%RDX |
(646) 0x46e98b JE 46e9c0 |
(646) 0x46e98d CMP $0x5,%RDX |
(646) 0x46e991 JE 46e9b3 |
(646) 0x46e993 CMP $0x6,%RDX |
(646) 0x46e997 JE 46e9a6 |
(646) 0x46e999 VMULPD (%RAX),%YMM6,%YMM7 |
(646) 0x46e99d ADD $0x20,%RAX |
(646) 0x46e9a1 VMOVUPD %YMM7,-0x20(%RAX) |
(646) 0x46e9a6 VMULPD (%RAX),%YMM6,%YMM1 |
(646) 0x46e9aa ADD $0x20,%RAX |
(646) 0x46e9ae VMOVUPD %YMM1,-0x20(%RAX) |
(646) 0x46e9b3 VMULPD (%RAX),%YMM6,%YMM0 |
(646) 0x46e9b7 ADD $0x20,%RAX |
(646) 0x46e9bb VMOVUPD %YMM0,-0x20(%RAX) |
(646) 0x46e9c0 VMULPD (%RAX),%YMM6,%YMM8 |
(646) 0x46e9c4 ADD $0x20,%RAX |
(646) 0x46e9c8 VMOVUPD %YMM8,-0x20(%RAX) |
(646) 0x46e9cd VMULPD (%RAX),%YMM6,%YMM9 |
(646) 0x46e9d1 ADD $0x20,%RAX |
(646) 0x46e9d5 VMOVUPD %YMM9,-0x20(%RAX) |
(646) 0x46e9da VMULPD (%RAX),%YMM6,%YMM10 |
(646) 0x46e9de ADD $0x20,%RAX |
(646) 0x46e9e2 VMOVUPD %YMM10,-0x20(%RAX) |
(646) 0x46e9e7 VMULPD (%RAX),%YMM6,%YMM11 |
(646) 0x46e9eb ADD $0x20,%RAX |
(646) 0x46e9ef VMOVUPD %YMM11,-0x20(%RAX) |
(646) 0x46e9f4 CMP %R8,%RAX |
(646) 0x46e9f7 JE 46ea68 |
(647) 0x46e9f9 VMULPD (%RAX),%YMM6,%YMM13 |
(647) 0x46e9fd ADD $0x100,%RAX |
(647) 0x46ea03 VMULPD -0xe0(%RAX),%YMM6,%YMM14 |
(647) 0x46ea0b VMULPD -0xc0(%RAX),%YMM6,%YMM5 |
(647) 0x46ea13 VMULPD -0xa0(%RAX),%YMM6,%YMM15 |
(647) 0x46ea1b VMULPD -0x80(%RAX),%YMM6,%YMM2 |
(647) 0x46ea20 VMULPD -0x60(%RAX),%YMM6,%YMM7 |
(647) 0x46ea25 VMOVUPD %YMM13,-0x100(%RAX) |
(647) 0x46ea2d VMULPD -0x40(%RAX),%YMM6,%YMM1 |
(647) 0x46ea32 VMOVUPD %YMM14,-0xe0(%RAX) |
(647) 0x46ea3a VMULPD -0x20(%RAX),%YMM6,%YMM0 |
(647) 0x46ea3f VMOVUPD %YMM5,-0xc0(%RAX) |
(647) 0x46ea47 VMOVUPD %YMM15,-0xa0(%RAX) |
(647) 0x46ea4f VMOVUPD %YMM2,-0x80(%RAX) |
(647) 0x46ea54 VMOVUPD %YMM7,-0x60(%RAX) |
(647) 0x46ea59 VMOVUPD %YMM1,-0x40(%RAX) |
(647) 0x46ea5e VMOVUPD %YMM0,-0x20(%RAX) |
(647) 0x46ea63 CMP %R8,%RAX |
(647) 0x46ea66 JNE 46e9f9 |
(646) 0x46ea68 MOV %RCX,%R8 |
(646) 0x46ea6b AND $-0x4,%R8 |
(646) 0x46ea6f ADD %R8,%RSI |
(646) 0x46ea72 TEST $0x3,%CL |
(646) 0x46ea75 JE 46eaac |
(646) 0x46ea77 SUB %R8,%RCX |
(646) 0x46ea7a CMP $0x1,%RCX |
(646) 0x46ea7e JE 46eaa0 |
(646) 0x46ea80 ADD %RDI,%R8 |
(646) 0x46ea83 VMOVDDUP %XMM12,%XMM6 |
(646) 0x46ea88 LEA (%R11,%R8,8),%RDI |
(646) 0x46ea8c VMULPD (%RDI),%XMM6,%XMM8 |
(646) 0x46ea90 VMOVUPD %XMM8,(%RDI) |
(646) 0x46ea94 TEST $0x1,%CL |
(646) 0x46ea97 JE 46eaac |
(646) 0x46ea99 AND $-0x2,%RCX |
(646) 0x46ea9d ADD %RCX,%RSI |
(646) 0x46eaa0 LEA (%R11,%RSI,8),%RSI |
(646) 0x46eaa4 VMULSD (%RSI),%XMM12,%XMM9 |
(646) 0x46eaa8 VMOVSD %XMM9,(%RSI) |
(646) 0x46eaac ADDQ $0x8,0xf8(%RSP) |
(646) 0x46eab5 MOV 0xf8(%RSP),%RCX |
(646) 0x46eabd CMP %RCX,0x50(%RSP) |
(646) 0x46eac2 JNE 46dcc8 |
0x46eac8 MOV %R9,%R15 |
0x46eacb VZEROUPPER |
0x46eace MOV 0x150(%RSP),%RDI |
0x46ead6 CALL 58f960 <hypre_Free> |
0x46eadb MOV 0x118(%RSP),%RDI |
0x46eae3 CALL 58f960 <hypre_Free> |
0x46eae8 MOV %R15,%RDI |
0x46eaeb CALL 58f960 <hypre_Free> |
0x46eaf0 LEA -0x28(%RBP),%RSP |
0x46eaf4 MOV %RBX,%RDI |
0x46eaf7 POP %RBX |
0x46eaf8 POP %R12 |
0x46eafa POP %R13 |
0x46eafc POP %R14 |
0x46eafe POP %R15 |
0x46eb00 POP %RBP |
0x46eb01 JMP 58f960 |
0x46eb06 NOPW %CS:(%RAX,%RAX,1) |
(649) 0x46eb10 MOV 0x10(%RSP),%RCX |
(649) 0x46eb15 MOV 0x18(%RSP),%R13 |
(649) 0x46eb1a MOV (%RCX,%R8,1),%RCX |
(649) 0x46eb1e MOV 0x8(%R13,%R8,1),%R10 |
(649) 0x46eb23 ADD %RCX,%R10 |
(649) 0x46eb26 MOV %R10,0xe8(%RSP) |
(649) 0x46eb2e CMP %R10,%RCX |
(649) 0x46eb31 JGE 46e6d2 |
(649) 0x46eb37 MOV 0x8(%RSP),%R8 |
(649) 0x46eb3c MOV 0xe0(%RSP),%R13 |
(649) 0x46eb44 SUB %RCX,%R10 |
(649) 0x46eb47 MOV (%R8,%R13,1),%R8 |
(649) 0x46eb4b AND $0x3,%R10D |
(649) 0x46eb4f JE 46ec34 |
(649) 0x46eb55 CMP $0x1,%R10 |
(649) 0x46eb59 JE 46ebe5 |
(649) 0x46eb5f CMP $0x2,%R10 |
(649) 0x46eb63 JE 46eba4 |
(649) 0x46eb65 MOV 0x88(%RSP),%R13 |
(649) 0x46eb6d MOV (%R8,%RCX,8),%R10 |
(649) 0x46eb71 VMOVSD (%RDX),%XMM2 |
(649) 0x46eb75 VMULSD (%R13,%RCX,8),%XMM2,%XMM6 |
(649) 0x46eb7c TEST %R10,%R10 |
(649) 0x46eb7f JS 46ee19 |
(649) 0x46eb85 MOV (%RBX,%R10,8),%R10 |
(649) 0x46eb89 LEA (%R11,%R10,8),%R13 |
(649) 0x46eb8d VADDSD (%R13),%XMM6,%XMM7 |
(649) 0x46eb93 VMOVSD %XMM7,(%R13) |
(649) 0x46eb99 VADDSD %XMM6,%XMM1,%XMM1 |
(649) 0x46eb9d VADDSD %XMM6,%XMM0,%XMM0 |
(649) 0x46eba1 INC %RCX |
(649) 0x46eba4 MOV 0x88(%RSP),%R13 |
(649) 0x46ebac MOV (%R8,%RCX,8),%R10 |
(649) 0x46ebb0 VMOVSD (%RDX),%XMM9 |
(649) 0x46ebb4 VMULSD (%R13,%RCX,8),%XMM9,%XMM10 |
(649) 0x46ebbb TEST %R10,%R10 |
(649) 0x46ebbe JS 46ede0 |
(649) 0x46ebc4 MOV (%RBX,%R10,8),%R10 |
(649) 0x46ebc8 LEA (%R11,%R10,8),%R13 |
(649) 0x46ebcc VADDSD (%R13),%XMM10,%XMM5 |
(649) 0x46ebd2 VMOVSD %XMM5,(%R13) |
(649) 0x46ebd8 VADDSD %XMM10,%XMM1,%XMM1 |
(649) 0x46ebdd VADDSD %XMM10,%XMM0,%XMM0 |
(649) 0x46ebe2 INC %RCX |
(649) 0x46ebe5 MOV 0x88(%RSP),%R13 |
(649) 0x46ebed MOV (%R8,%RCX,8),%R10 |
(649) 0x46ebf1 VMOVSD (%RDX),%XMM13 |
(649) 0x46ebf5 VMULSD (%R13,%RCX,8),%XMM13,%XMM12 |
(649) 0x46ebfc TEST %R10,%R10 |
(649) 0x46ebff JS 46edb0 |
(649) 0x46ec05 MOV (%RBX,%R10,8),%R10 |
(649) 0x46ec09 LEA (%R11,%R10,8),%R13 |
(649) 0x46ec0d VADDSD (%R13),%XMM12,%XMM14 |
(649) 0x46ec13 VMOVSD %XMM14,(%R13) |
(649) 0x46ec19 VADDSD %XMM12,%XMM1,%XMM1 |
(649) 0x46ec1e VADDSD %XMM12,%XMM0,%XMM0 |
(649) 0x46ec23 INC %RCX |
(649) 0x46ec26 CMP %RCX,0xe8(%RSP) |
(649) 0x46ec2e JE 46e6d2 |
(649) 0x46ec34 MOV %R14,(%RSP) |
(649) 0x46ec38 MOV 0x88(%RSP),%R13 |
(649) 0x46ec40 JMP 46ece6 |
0x46ec45 NOPL (%RAX) |
(650) 0x46ec48 MOV (%RBX,%R10,8),%R14 |
(650) 0x46ec4c LEA (%R11,%R14,8),%R10 |
(650) 0x46ec50 VADDSD (%R10),%XMM9,%XMM10 |
(650) 0x46ec55 VMOVSD %XMM10,(%R10) |
(650) 0x46ec5a LEA 0x1(%RCX),%R14 |
(650) 0x46ec5e VMOVSD (%RDX),%XMM14 |
(650) 0x46ec62 VADDSD %XMM9,%XMM1,%XMM11 |
(650) 0x46ec67 MOV (%R8,%R14,8),%R10 |
(650) 0x46ec6b VMULSD (%R13,%R14,8),%XMM14,%XMM15 |
(650) 0x46ec72 VADDSD %XMM9,%XMM0,%XMM13 |
(650) 0x46ec77 TEST %R10,%R10 |
(650) 0x46ec7a JS 46ed90 |
(650) 0x46ec80 MOV (%RBX,%R10,8),%R14 |
(650) 0x46ec84 LEA (%R11,%R14,8),%R10 |
(650) 0x46ec88 VADDSD (%R10),%XMM15,%XMM12 |
(650) 0x46ec8d VMOVSD %XMM12,(%R10) |
(650) 0x46ec92 LEA 0x2(%RCX),%R14 |
(650) 0x46ec96 VMOVSD (%RDX),%XMM1 |
(650) 0x46ec9a VADDSD %XMM15,%XMM11,%XMM6 |
(650) 0x46ec9f MOV (%R8,%R14,8),%R10 |
(650) 0x46eca3 VMULSD (%R13,%R14,8),%XMM1,%XMM12 |
(650) 0x46ecaa VADDSD %XMM15,%XMM13,%XMM7 |
(650) 0x46ecaf TEST %R10,%R10 |
(650) 0x46ecb2 JS 46ed70 |
(650) 0x46ecb8 MOV (%RBX,%R10,8),%R14 |
(650) 0x46ecbc LEA (%R11,%R14,8),%R10 |
(650) 0x46ecc0 VADDSD (%R10),%XMM12,%XMM0 |
(650) 0x46ecc5 VMOVSD %XMM0,(%R10) |
(650) 0x46ecca VADDSD %XMM12,%XMM6,%XMM1 |
(650) 0x46eccf VADDSD %XMM12,%XMM7,%XMM0 |
(650) 0x46ecd4 ADD $0x3,%RCX |
(650) 0x46ecd8 CMP %RCX,0xe8(%RSP) |
(650) 0x46ece0 JE 46edd0 |
(650) 0x46ece6 MOV (%R8,%RCX,8),%R14 |
(650) 0x46ecea VMOVSD (%RDX),%XMM12 |
(650) 0x46ecee VMULSD (%R13,%RCX,8),%XMM12,%XMM2 |
(650) 0x46ecf5 TEST %R14,%R14 |
(650) 0x46ecf8 JS 46ed50 |
(650) 0x46ecfa MOV (%RBX,%R14,8),%R10 |
(650) 0x46ecfe LEA (%R11,%R10,8),%R14 |
(650) 0x46ed02 VADDSD (%R14),%XMM2,%XMM6 |
(650) 0x46ed07 VMOVSD %XMM6,(%R14) |
(650) 0x46ed0c INC %RCX |
(650) 0x46ed0f VMOVSD (%RDX),%XMM8 |
(650) 0x46ed13 VADDSD %XMM2,%XMM1,%XMM1 |
(650) 0x46ed17 VADDSD %XMM2,%XMM0,%XMM0 |
(650) 0x46ed1b MOV (%R8,%RCX,8),%R10 |
(650) 0x46ed1f VMULSD (%R13,%RCX,8),%XMM8,%XMM9 |
(650) 0x46ed26 TEST %R10,%R10 |
(650) 0x46ed29 JNS 46ec48 |
(650) 0x46ed2f NOT %R10 |
(650) 0x46ed32 MOV (%R9,%R10,8),%R14 |
(650) 0x46ed36 LEA (%R12,%R14,8),%R10 |
(650) 0x46ed3a VADDSD (%R10),%XMM9,%XMM5 |
(650) 0x46ed3f VMOVSD %XMM5,(%R10) |
(650) 0x46ed44 JMP 46ec5a |
0x46ed49 NOPL (%RAX) |
(650) 0x46ed50 NOT %R14 |
(650) 0x46ed53 MOV (%R9,%R14,8),%R10 |
(650) 0x46ed57 LEA (%R12,%R10,8),%R14 |
(650) 0x46ed5b VADDSD (%R14),%XMM2,%XMM7 |
(650) 0x46ed60 VMOVSD %XMM7,(%R14) |
(650) 0x46ed65 JMP 46ed0c |
0x46ed67 NOPW (%RAX,%RAX,1) |
(650) 0x46ed70 NOT %R10 |
(650) 0x46ed73 MOV (%R9,%R10,8),%R14 |
(650) 0x46ed77 LEA (%R12,%R14,8),%R10 |
(650) 0x46ed7b VADDSD (%R10),%XMM12,%XMM8 |
(650) 0x46ed80 VMOVSD %XMM8,(%R10) |
(650) 0x46ed85 JMP 46ecca |
0x46ed8a NOPW (%RAX,%RAX,1) |
(650) 0x46ed90 NOT %R10 |
(650) 0x46ed93 MOV (%R9,%R10,8),%R14 |
(650) 0x46ed97 LEA (%R12,%R14,8),%R10 |
(650) 0x46ed9b VADDSD (%R10),%XMM15,%XMM2 |
(650) 0x46eda0 VMOVSD %XMM2,(%R10) |
(650) 0x46eda5 JMP 46ec92 |
0x46edaa NOPW (%RAX,%RAX,1) |
(649) 0x46edb0 NOT %R10 |
(649) 0x46edb3 MOV (%R9,%R10,8),%R10 |
(649) 0x46edb7 LEA (%R12,%R10,8),%R13 |
(649) 0x46edbb VADDSD (%R13),%XMM12,%XMM15 |
(649) 0x46edc1 VMOVSD %XMM15,(%R13) |
(649) 0x46edc7 JMP 46ec19 |
0x46edcc NOPL (%RAX) |
(649) 0x46edd0 MOV (%RSP),%R14 |
(649) 0x46edd4 JMP 46e6d2 |
0x46edd9 NOPL (%RAX) |
(649) 0x46ede0 NOT %R10 |
(649) 0x46ede3 MOV (%R9,%R10,8),%R10 |
(649) 0x46ede7 LEA (%R12,%R10,8),%R13 |
(649) 0x46edeb VADDSD (%R13),%XMM10,%XMM11 |
(649) 0x46edf1 VMOVSD %XMM11,(%R13) |
(649) 0x46edf7 JMP 46ebd8 |
(646) 0x46edfc VXORPD %XMM0,%XMM0,%XMM0 |
(646) 0x46ee00 VMOVSD %XMM0,%XMM0,%XMM1 |
(646) 0x46ee04 JMP 46e648 |
(646) 0x46ee09 XOR %R8D,%R8D |
(646) 0x46ee0c JMP 46e8e1 |
(646) 0x46ee11 XOR %R8D,%R8D |
(646) 0x46ee14 JMP 46ea77 |
(649) 0x46ee19 NOT %R10 |
(649) 0x46ee1c MOV (%R9,%R10,8),%R10 |
(649) 0x46ee20 LEA (%R12,%R10,8),%R13 |
(649) 0x46ee24 VADDSD (%R13),%XMM6,%XMM8 |
(649) 0x46ee2a VMOVSD %XMM8,(%R13) |
(649) 0x46ee30 JMP 46eb99 |
0x46ee35 MOV %R11,0xb8(%RSP) |
0x46ee3d MOV $0x8,%ESI |
0x46ee42 MOV %RDX,%RDI |
0x46ee45 MOV %R10,0xc0(%RSP) |
0x46ee4d VMOVSD %XMM2,0xe0(%RSP) |
0x46ee56 JMP 46db13 |
0x46ee5b MOV $0x8,%ESI |
0x46ee60 MOV %RCX,%RDI |
0x46ee63 MOV %R11,0x98(%RSP) |
0x46ee6b MOV %R10,0xa0(%RSP) |
0x46ee73 MOV %RDX,0xb8(%RSP) |
0x46ee7b MOV %R8,0xc0(%RSP) |
0x46ee83 VMOVSD %XMM2,0xe0(%RSP) |
0x46ee8c CALL 58f8a0 <hypre_CAlloc> |
0x46ee91 MOV 0xc0(%RSP),%R8 |
0x46ee99 VMOVSD 0xe0(%RSP),%XMM2 |
0x46eea2 MOV 0xb8(%RSP),%RDX |
0x46eeaa MOV 0xa0(%RSP),%R10 |
0x46eeb2 MOV %RAX,%R15 |
0x46eeb5 MOV 0x98(%RSP),%R11 |
0x46eebd JMP 46dae9 |
0x46eec2 MOV $0x8,%ESI |
0x46eec7 MOV %R14,%RDI |
0x46eeca MOV %R11,0x90(%RSP) |
0x46eed2 MOV %R10,0x98(%RSP) |
0x46eeda MOV %RCX,0xa0(%RSP) |
0x46eee2 MOV %RDX,0xb8(%RSP) |
0x46eeea MOV %R8,0xc0(%RSP) |
0x46eef2 VMOVSD %XMM2,0xe0(%RSP) |
0x46eefb CALL 58f8a0 <hypre_CAlloc> |
0x46ef00 MOV 0xc0(%RSP),%R8 |
0x46ef08 VMOVSD 0xe0(%RSP),%XMM2 |
0x46ef11 MOV %RAX,0x118(%RSP) |
0x46ef19 MOV 0xb8(%RSP),%RDX |
0x46ef21 MOV 0xa0(%RSP),%RCX |
0x46ef29 MOV 0x98(%RSP),%R10 |
0x46ef31 MOV 0x90(%RSP),%R11 |
0x46ef39 JMP 46dadd |
0x46ef3e MOV %RSI,%RDI |
0x46ef41 MOV $0x8,%ESI |
0x46ef46 MOV %R11,0x98(%RSP) |
0x46ef4e MOV %R10,0xa0(%RSP) |
0x46ef56 MOV %RCX,0xb8(%RSP) |
0x46ef5e MOV %RDX,0xc0(%RSP) |
0x46ef66 MOV %R8,0xe0(%RSP) |
0x46ef6e VMOVSD %XMM2,0x118(%RSP) |
0x46ef77 CALL 58f8a0 <hypre_CAlloc> |
0x46ef7c MOV 0xe0(%RSP),%R8 |
0x46ef84 VMOVSD 0x118(%RSP),%XMM2 |
0x46ef8d MOV %RAX,0x150(%RSP) |
0x46ef95 MOV 0xc0(%RSP),%RDX |
0x46ef9d MOV 0xb8(%RSP),%RCX |
0x46efa5 MOV 0xa0(%RSP),%R10 |
0x46efad MOV 0x98(%RSP),%R11 |
0x46efb5 JMP 46dac8 |
0x46efba NOPW (%RAX,%RAX,1) |
Path / |
Source file and lines | par_multi_interp.c:1737-1881 |
Module | exec |
nb instructions | 260 |
nb uops | 276 |
loop length | 1576 |
used x86 registers | 16 |
used mmx registers | 0 |
used xmm registers | 4 |
used ymm registers | 0 |
used zmm registers | 0 |
nb stack references | 44 |
micro-operation queue | 46.00 cycles |
front end | 46.00 cycles |
P0 | P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | |
---|---|---|---|---|---|---|---|---|---|---|---|---|
uops | 6.80 | 6.80 | 30.67 | 30.67 | 45.00 | 6.80 | 6.80 | 45.00 | 45.00 | 45.00 | 6.80 | 30.67 |
cycles | 6.80 | 8.00 | 30.67 | 30.67 | 45.00 | 6.80 | 6.80 | 45.00 | 45.00 | 45.00 | 6.80 | 30.67 |
Cycles executing div or sqrt instructions | 10.00 |
FE+BE cycles | 45.09 |
Stall cycles | 0.93 |
RS full (events) | 4.18 |
Front-end | 46.00 |
Dispatch | 45.00 |
DIV/SQRT | 10.00 |
Overall L1 | 46.00 |
all | 0% |
load | 0% |
store | 0% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | 0% |
fma | NA (no fma vectorizable/vectorized instructions) |
other | 5% |
all | 6% |
load | 0% |
store | 0% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | NA (no add-sub vectorizable/vectorized instructions) |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | NA (no div/sqrt vectorizable/vectorized instructions) |
other | 100% |
all | 1% |
load | 0% |
store | 0% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | 0% |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | 0% |
other | 11% |
all | 12% |
load | 12% |
store | 12% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | 12% |
fma | NA (no fma vectorizable/vectorized instructions) |
other | 12% |
all | 13% |
load | 12% |
store | 12% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | NA (no add-sub vectorizable/vectorized instructions) |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | NA (no div/sqrt vectorizable/vectorized instructions) |
other | 25% |
all | 12% |
load | 12% |
store | 12% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | 12% |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | 12% |
other | 13% |
Instruction | Nb FU | P0 | P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | Latency | Recip. throughput |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
PUSH %RBP | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
MOV %RSP,%RBP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
PUSH %R15 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %R14 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %R13 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %R12 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %RBX | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
AND $-0x20,%RSP | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1-2 | 0.20 |
SUB $0x160,%RSP | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV 0x148(%RDI),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x138(%RDI),%RDX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x130(%RDI),%RCX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x128(%RDI),%RBX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x108(%RDI),%R9 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x100(%RDI),%R10 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,0x148(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0xf8(%RDI),%R11 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xf0(%RDI),%R12 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RDX,0x88(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0xe8(%RDI),%R13 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xe0(%RDI),%R14 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RCX,0x138(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x110(%RDI),%RSI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RBX,0x130(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R9,0xe8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x140(%RDI),%R8 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R10,0x100(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x120(%RDI),%RDX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R11,0x18(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x118(%RDI),%RCX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R12,0x8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R13,0x48(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R14,0x40(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RSI,0x158(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0xd8(%RDI),%R15 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xd0(%RDI),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xc8(%RDI),%RBX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xc0(%RDI),%R9 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R15,0x80(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x68(%RDI),%R15 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xb8(%RDI),%R10 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,0x78(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0xb0(%RDI),%R11 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xa8(%RDI),%R12 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RBX,0xf8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x98(%RDI),%R13 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x80(%RDI),%R14 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R9,0xb0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x60(%RDI),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x58(%RDI),%RBX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R15,0x128(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x50(%RDI),%R9 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x48(%RDI),%R15 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R11,0x38(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R10,0xf0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x90(%RDI),%R11 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R12,0x10(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0xa0(%RDI),%R10 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R13,0xd8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x78(%RDI),%R12 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R14,0xd0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x88(%RDI),%R13 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,0x70(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x70(%RDI),%R14 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RBX,0x120(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R9,0x68(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R15,0x30(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x40(%RDI),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x38(%RDI),%RBX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x30(%RDI),%R9 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x28(%RDI),%R15 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,0x60(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RBX,0x28(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x20(%RDI),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x18(%RDI),%RBX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R9,0x20(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R15,0x58(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x10(%RDI),%R9 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x8(%RDI),%R15 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV (%RDI),%RDI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,0xc8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RBX,0xa8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R9,0x108(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R15,0x140(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RDI,0x110(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
TEST %RSI,%RSI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 2 | 0.20 |
JNE 46ef3e <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x167e> | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOVQ $0,0x150(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
TEST %R14,%R14 | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 2 | 0.20 |
JNE 46eec2 <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x1602> | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOVQ $0,0x118(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
TEST %RCX,%RCX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 2 | 0.20 |
JNE 46ee5b <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x159b> | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
XOR %R15D,%R15D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
CMP %RDX,%R8 | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
JLE 46ee35 <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x1575> | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOV %R11,0xb8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV $0x8,%ESI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV %R8,%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV %R10,0xc0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
VMOVSD %XMM2,0xe0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
CALL 58f8a0 <hypre_CAlloc> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV 0xc0(%RSP),%RSI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
CMPQ $0,0x158(%RSP) | 1 | 0.20 | 0.20 | 0.33 | 0.33 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.33 | 1 | 0.33 |
VMOVSD 0xe0(%RSP),%XMM2 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV 0xb8(%RSP),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
JLE 46db8f <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x2cf> | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOV 0x158(%RSP),%RDX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x150(%RSP),%RDI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RSI,0xc0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV $0xff,%ESI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
VMOVSD %XMM2,0xe0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
SAL $0x3,%RDX | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0-2 | 0.50 |
MOV %RAX,0xb8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
CALL 4110a0 <memset@plt> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV 0xc0(%RSP),%RSI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VMOVSD 0xe0(%RSP),%XMM2 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xb8(%RSP),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
TEST %R14,%R14 | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 2 | 0.20 |
JLE 46dbe0 <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x320> | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOV 0x118(%RSP),%RDI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RSI,0xe0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV $0xff,%ESI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
LEA (,%R14,8),%RDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
VMOVSD %XMM2,0x158(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RAX,0xc0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
CALL 4110a0 <memset@plt> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV 0xe0(%RSP),%RSI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VMOVSD 0x158(%RSP),%XMM2 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xc0(%RSP),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RSI,0xc0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
VMOVSD %XMM2,0x158(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RAX,0xb8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
CALL 592810 <hypre_GetThreadNum> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV %RAX,%R14 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
CALL 592800 <hypre_NumActiveThreads> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV 0xe8(%RSP),%R8 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R14,%R10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV 0xf8(%RSP),%RDX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,%R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV 0x148(%RSP),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x148(%RSP),%R11 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV (%RDX,%R8,8),%RCX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
LEA (,%R8,8),%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
VMOVSD 0x158(%RSP),%XMM12 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
CQTO | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
MOV %RDI,0xe0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
IDIV %R9 | 5 | 0 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 11-16 | 10 |
ADD %RCX,%R11 | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
DEC %R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV %R11,%R8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV 0xb8(%RSP),%R11 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
IMUL %RAX,%R10 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 1 |
ADD %R10,%RAX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
LEA (%RCX,%R10,1),%RSI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV 0xc0(%RSP),%R10 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
ADD %RCX,%RAX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
CMP %R9,%R14 | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
CMOVNE %RAX,%R8 | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
CMP %RSI,%R8 | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
JLE 46eace <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x120e> | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOV 0xb0(%RSP),%R14 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VMOVQ 0x12b0ab(%RIP),%XMM4 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VXORPD %XMM3,%XMM3,%XMM3 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
LEA (%R14,%R8,8),%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
LEA (%R14,%RSI,8),%R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV 0xe8(%RSP),%R14 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RDI,0x50(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R9,0xf8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R15,%R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
DEC %R14 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV 0xa8(%RSP),%R15 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW (%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW (%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV %R9,%R15 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
VZEROUPPER | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
MOV 0x150(%RSP),%RDI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
CALL 58f960 <hypre_Free> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV 0x118(%RSP),%RDI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
CALL 58f960 <hypre_Free> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV %R15,%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
CALL 58f960 <hypre_Free> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
LEA -0x28(%RBP),%RSP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV %RBX,%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
POP %RBX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R12 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R13 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R14 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R15 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %RBP | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
JMP 58f960 <hypre_Free> | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2.08 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW (%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW (%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW (%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV %R11,0xb8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV $0x8,%ESI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV %RDX,%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV %R10,0xc0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
VMOVSD %XMM2,0xe0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
JMP 46db13 <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x253> | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2.08 |
MOV $0x8,%ESI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV %RCX,%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV %R11,0x98(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R10,0xa0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RDX,0xb8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R8,0xc0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
VMOVSD %XMM2,0xe0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
CALL 58f8a0 <hypre_CAlloc> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV 0xc0(%RSP),%R8 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VMOVSD 0xe0(%RSP),%XMM2 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xb8(%RSP),%RDX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xa0(%RSP),%R10 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,%R15 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV 0x98(%RSP),%R11 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
JMP 46dae9 <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x229> | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2.08 |
MOV $0x8,%ESI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV %R14,%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV %R11,0x90(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R10,0x98(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RCX,0xa0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RDX,0xb8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R8,0xc0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
VMOVSD %XMM2,0xe0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
CALL 58f8a0 <hypre_CAlloc> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV 0xc0(%RSP),%R8 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VMOVSD 0xe0(%RSP),%XMM2 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,0x118(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0xb8(%RSP),%RDX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xa0(%RSP),%RCX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x98(%RSP),%R10 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x90(%RSP),%R11 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
JMP 46dadd <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x21d> | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2.08 |
MOV %RSI,%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV $0x8,%ESI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV %R11,0x98(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R10,0xa0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RCX,0xb8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RDX,0xc0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R8,0xe0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
VMOVSD %XMM2,0x118(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
CALL 58f8a0 <hypre_CAlloc> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV 0xe0(%RSP),%R8 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VMOVSD 0x118(%RSP),%XMM2 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,0x150(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0xc0(%RSP),%RDX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xb8(%RSP),%RCX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xa0(%RSP),%R10 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x98(%RSP),%R11 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
JMP 46dac8 <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x208> | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2.08 |
NOPW (%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
Source file and lines | par_multi_interp.c:1737-1881 |
Module | exec |
nb instructions | 260 |
nb uops | 276 |
loop length | 1576 |
used x86 registers | 16 |
used mmx registers | 0 |
used xmm registers | 4 |
used ymm registers | 0 |
used zmm registers | 0 |
nb stack references | 44 |
micro-operation queue | 46.00 cycles |
front end | 46.00 cycles |
P0 | P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | |
---|---|---|---|---|---|---|---|---|---|---|---|---|
uops | 6.80 | 6.80 | 30.67 | 30.67 | 45.00 | 6.80 | 6.80 | 45.00 | 45.00 | 45.00 | 6.80 | 30.67 |
cycles | 6.80 | 8.00 | 30.67 | 30.67 | 45.00 | 6.80 | 6.80 | 45.00 | 45.00 | 45.00 | 6.80 | 30.67 |
Cycles executing div or sqrt instructions | 10.00 |
FE+BE cycles | 45.09 |
Stall cycles | 0.93 |
RS full (events) | 4.18 |
Front-end | 46.00 |
Dispatch | 45.00 |
DIV/SQRT | 10.00 |
Overall L1 | 46.00 |
all | 0% |
load | 0% |
store | 0% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | 0% |
fma | NA (no fma vectorizable/vectorized instructions) |
other | 5% |
all | 6% |
load | 0% |
store | 0% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | NA (no add-sub vectorizable/vectorized instructions) |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | NA (no div/sqrt vectorizable/vectorized instructions) |
other | 100% |
all | 1% |
load | 0% |
store | 0% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | 0% |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | 0% |
other | 11% |
all | 12% |
load | 12% |
store | 12% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | 12% |
fma | NA (no fma vectorizable/vectorized instructions) |
other | 12% |
all | 13% |
load | 12% |
store | 12% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | NA (no add-sub vectorizable/vectorized instructions) |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | NA (no div/sqrt vectorizable/vectorized instructions) |
other | 25% |
all | 12% |
load | 12% |
store | 12% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | 12% |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | 12% |
other | 13% |
Instruction | Nb FU | P0 | P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | Latency | Recip. throughput |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
PUSH %RBP | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
MOV %RSP,%RBP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
PUSH %R15 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %R14 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %R13 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %R12 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %RBX | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
AND $-0x20,%RSP | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1-2 | 0.20 |
SUB $0x160,%RSP | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV 0x148(%RDI),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x138(%RDI),%RDX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x130(%RDI),%RCX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x128(%RDI),%RBX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x108(%RDI),%R9 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x100(%RDI),%R10 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,0x148(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0xf8(%RDI),%R11 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xf0(%RDI),%R12 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RDX,0x88(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0xe8(%RDI),%R13 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xe0(%RDI),%R14 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RCX,0x138(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x110(%RDI),%RSI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RBX,0x130(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R9,0xe8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x140(%RDI),%R8 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R10,0x100(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x120(%RDI),%RDX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R11,0x18(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x118(%RDI),%RCX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R12,0x8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R13,0x48(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R14,0x40(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RSI,0x158(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0xd8(%RDI),%R15 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xd0(%RDI),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xc8(%RDI),%RBX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xc0(%RDI),%R9 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R15,0x80(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x68(%RDI),%R15 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xb8(%RDI),%R10 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,0x78(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0xb0(%RDI),%R11 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xa8(%RDI),%R12 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RBX,0xf8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x98(%RDI),%R13 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x80(%RDI),%R14 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R9,0xb0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x60(%RDI),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x58(%RDI),%RBX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R15,0x128(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x50(%RDI),%R9 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x48(%RDI),%R15 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R11,0x38(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R10,0xf0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x90(%RDI),%R11 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R12,0x10(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0xa0(%RDI),%R10 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R13,0xd8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x78(%RDI),%R12 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R14,0xd0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x88(%RDI),%R13 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,0x70(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x70(%RDI),%R14 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RBX,0x120(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R9,0x68(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R15,0x30(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x40(%RDI),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x38(%RDI),%RBX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x30(%RDI),%R9 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x28(%RDI),%R15 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,0x60(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RBX,0x28(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x20(%RDI),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x18(%RDI),%RBX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R9,0x20(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R15,0x58(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x10(%RDI),%R9 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x8(%RDI),%R15 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV (%RDI),%RDI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,0xc8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RBX,0xa8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R9,0x108(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R15,0x140(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RDI,0x110(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
TEST %RSI,%RSI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 2 | 0.20 |
JNE 46ef3e <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x167e> | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOVQ $0,0x150(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
TEST %R14,%R14 | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 2 | 0.20 |
JNE 46eec2 <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x1602> | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOVQ $0,0x118(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
TEST %RCX,%RCX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 2 | 0.20 |
JNE 46ee5b <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x159b> | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
XOR %R15D,%R15D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
CMP %RDX,%R8 | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
JLE 46ee35 <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x1575> | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOV %R11,0xb8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV $0x8,%ESI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV %R8,%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV %R10,0xc0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
VMOVSD %XMM2,0xe0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
CALL 58f8a0 <hypre_CAlloc> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV 0xc0(%RSP),%RSI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
CMPQ $0,0x158(%RSP) | 1 | 0.20 | 0.20 | 0.33 | 0.33 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.33 | 1 | 0.33 |
VMOVSD 0xe0(%RSP),%XMM2 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV 0xb8(%RSP),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
JLE 46db8f <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x2cf> | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOV 0x158(%RSP),%RDX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x150(%RSP),%RDI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RSI,0xc0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV $0xff,%ESI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
VMOVSD %XMM2,0xe0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
SAL $0x3,%RDX | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0-2 | 0.50 |
MOV %RAX,0xb8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
CALL 4110a0 <memset@plt> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV 0xc0(%RSP),%RSI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VMOVSD 0xe0(%RSP),%XMM2 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xb8(%RSP),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
TEST %R14,%R14 | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 2 | 0.20 |
JLE 46dbe0 <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x320> | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOV 0x118(%RSP),%RDI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RSI,0xe0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV $0xff,%ESI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
LEA (,%R14,8),%RDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
VMOVSD %XMM2,0x158(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RAX,0xc0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
CALL 4110a0 <memset@plt> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV 0xe0(%RSP),%RSI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VMOVSD 0x158(%RSP),%XMM2 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xc0(%RSP),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RSI,0xc0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
VMOVSD %XMM2,0x158(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RAX,0xb8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
CALL 592810 <hypre_GetThreadNum> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV %RAX,%R14 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
CALL 592800 <hypre_NumActiveThreads> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV 0xe8(%RSP),%R8 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %R14,%R10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV 0xf8(%RSP),%RDX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,%R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV 0x148(%RSP),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x148(%RSP),%R11 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV (%RDX,%R8,8),%RCX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
LEA (,%R8,8),%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
VMOVSD 0x158(%RSP),%XMM12 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
CQTO | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
MOV %RDI,0xe0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
IDIV %R9 | 5 | 0 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 11-16 | 10 |
ADD %RCX,%R11 | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
DEC %R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV %R11,%R8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV 0xb8(%RSP),%R11 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
IMUL %RAX,%R10 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 1 |
ADD %R10,%RAX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
LEA (%RCX,%R10,1),%RSI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV 0xc0(%RSP),%R10 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
ADD %RCX,%RAX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
CMP %R9,%R14 | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
CMOVNE %RAX,%R8 | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
CMP %RSI,%R8 | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
JLE 46eace <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x120e> | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOV 0xb0(%RSP),%R14 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VMOVQ 0x12b0ab(%RIP),%XMM4 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VXORPD %XMM3,%XMM3,%XMM3 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
LEA (%R14,%R8,8),%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
LEA (%R14,%RSI,8),%R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV 0xe8(%RSP),%R14 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RDI,0x50(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R9,0xf8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R15,%R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
DEC %R14 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV 0xa8(%RSP),%R15 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW (%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW (%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV %R9,%R15 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
VZEROUPPER | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
MOV 0x150(%RSP),%RDI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
CALL 58f960 <hypre_Free> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV 0x118(%RSP),%RDI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
CALL 58f960 <hypre_Free> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV %R15,%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
CALL 58f960 <hypre_Free> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
LEA -0x28(%RBP),%RSP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV %RBX,%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
POP %RBX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R12 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R13 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R14 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R15 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %RBP | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
JMP 58f960 <hypre_Free> | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2.08 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW (%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW (%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW (%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV %R11,0xb8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV $0x8,%ESI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV %RDX,%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV %R10,0xc0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
VMOVSD %XMM2,0xe0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
JMP 46db13 <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x253> | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2.08 |
MOV $0x8,%ESI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV %RCX,%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV %R11,0x98(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R10,0xa0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RDX,0xb8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R8,0xc0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
VMOVSD %XMM2,0xe0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
CALL 58f8a0 <hypre_CAlloc> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV 0xc0(%RSP),%R8 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VMOVSD 0xe0(%RSP),%XMM2 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xb8(%RSP),%RDX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xa0(%RSP),%R10 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,%R15 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV 0x98(%RSP),%R11 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
JMP 46dae9 <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x229> | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2.08 |
MOV $0x8,%ESI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV %R14,%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV %R11,0x90(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R10,0x98(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RCX,0xa0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RDX,0xb8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R8,0xc0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
VMOVSD %XMM2,0xe0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
CALL 58f8a0 <hypre_CAlloc> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV 0xc0(%RSP),%R8 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VMOVSD 0xe0(%RSP),%XMM2 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,0x118(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0xb8(%RSP),%RDX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xa0(%RSP),%RCX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x98(%RSP),%R10 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x90(%RSP),%R11 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
JMP 46dadd <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x21d> | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2.08 |
MOV %RSI,%RDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV $0x8,%ESI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV %R11,0x98(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R10,0xa0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RCX,0xb8(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %RDX,0xc0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R8,0xe0(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
VMOVSD %XMM2,0x118(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
CALL 58f8a0 <hypre_CAlloc> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV 0xe0(%RSP),%R8 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
VMOVSD 0x118(%RSP),%XMM2 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RAX,0x150(%RSP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0xc0(%RSP),%RDX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xb8(%RSP),%RCX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0xa0(%RSP),%R10 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x98(%RSP),%R11 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
JMP 46dac8 <hypre_BoomerAMGBuildMultipass._omp_fn.10+0x208> | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2.08 |
NOPW (%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
Name | Coverage (%) | Time (s) |
---|---|---|
▼hypre_BoomerAMGBuildMultipass._omp_fn.10– | 2.49 | 0.38 |
▼Loop 646 - par_multi_interp.c:1774-1876 - exec– | 0.32 | 0.03 |
▼Loop 651 - par_multi_interp.c:1811-1837 - exec– | 1.35 | 0.13 |
○Loop 653 - par_multi_interp.c:1816-1822 - exec | 0 | 0 |
○Loop 652 - par_multi_interp.c:1824-1830 - exec | 0 | 0 |
○Loop 655 - par_multi_interp.c:1799-1803 - exec | 0.81 | 0.08 |
○Loop 656 - par_multi_interp.c:1792-1797 - exec | 0 | 0 |
○Loop 657 - par_multi_interp.c:1782-1787 - exec | 0 | 0 |
▼Loop 649 - par_multi_interp.c:1840-1867 - exec– | 0 | 0 |
○Loop 650 - par_multi_interp.c:1851-1860 - exec | 0 | 0 |
○Loop 654 - par_multi_interp.c:1805-1809 - exec | 0 | 0 |
○Loop 648 - par_multi_interp.c:1873-1874 - exec | 0 | 0 |
○Loop 647 - par_multi_interp.c:1875-1876 - exec | 0 | 0 |