OV - exec - Function hypre_CSRMatrixMatvecOutOfPlace._omp

	Function: hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6	Module: exec	Source: csr_matvec.c:243-404 [...]	Coverage (incl. loops): 26.05% \| (excl. loops): 0.00%

/home/hbollore/qaas/qaas-runs/174-161-6712/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c: 243 - 404

--------------------------------------------------------------------------------

243: #pragma omp parallel private(i,jj,tempx)

244: #endif

245:       {

246:       HYPRE_Int iBegin = hypre_CSRMatrixGetLoadBalancedPartitionBegin(A);

247:       HYPRE_Int iEnd = hypre_CSRMatrixGetLoadBalancedPartitionEnd(A);

248:       hypre_assert(iBegin <= iEnd);

249:       hypre_assert(iBegin >= 0 && iBegin <= num_rows);

250:       hypre_assert(iEnd >= 0 && iEnd <= num_rows);

251:

252:       if (0 == temp)

253:       {

254:          if (1 == alpha) // JSP: a common path

255:          {

256:             for (i = iBegin; i < iEnd; i++)

257:             {

258:                tempx = 0.0;

259:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

260:                {

261:                   tempx += A_data[jj] * x_data[A_j[jj]];

262:                }

263:                y_data[i] = tempx;

264:             }

265:          } // y = A*x

266:          else if (-1 == alpha)

267:          {

268:             for (i = iBegin; i < iEnd; i++)

269:             {

270:                tempx = 0.0;

271:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

272:                {

273:                   tempx -= A_data[jj] * x_data[A_j[jj]];

274:                }

275:                y_data[i] = tempx;

276:             }

277:          } // y = -A*x

278:          else

279:          {

280:             for (i = iBegin; i < iEnd; i++)

281:             {

282:                tempx = 0.0;

283:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

284:                {

285:                   tempx += A_data[jj] * x_data[A_j[jj]];

286:                }

287:                y_data[i] = alpha*tempx;

288:             }

289:          } // y = alpha*A*x

290:       } // temp == 0

291:       else if (-1 == temp) // beta == -alpha

292:       {

293:          if (1 == alpha) // JSP: a common path

294:          {

295:             for (i = iBegin; i < iEnd; i++)

296:             {

297:                tempx = -b_data[i];

298:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

299:                {

300:                   tempx += A_data[jj] * x_data[A_j[jj]];

301:                }

302:                y_data[i] = tempx;

303:             }

304:          } // y = A*x - y

305:          else if (-1 == alpha) // JSP: a common path

306:          {

307:             for (i = iBegin; i < iEnd; i++)

308:             {

309:                tempx = b_data[i];

310:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

311:                {

312:                   tempx -= A_data[jj] * x_data[A_j[jj]];

313:                }

314:                y_data[i] = tempx;

315:             }

316:          } // y = -A*x + y

317:          else

318:          {

319:             for (i = iBegin; i < iEnd; i++)

320:             {

321:                tempx = -b_data[i];

322:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

323:                {

324:                   tempx += A_data[jj] * x_data[A_j[jj]];

325:                }

326:                y_data[i] = alpha*tempx;

327:             }

328:          } // y = alpha*(A*x - y)

329:       } // temp == -1

330:       else if (1 == temp)

331:       {

332:          if (1 == alpha) // JSP: a common path

333:          {

334:             for (i = iBegin; i < iEnd; i++)

335:             {

336:                tempx = b_data[i];

337:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

338:                {

339:                   tempx += A_data[jj] * x_data[A_j[jj]];

340:                }

341:                y_data[i] = tempx;

342:             }

343:          } // y = A*x + y

344:          else if (-1 == alpha)

345:          {

346:             for (i = iBegin; i < iEnd; i++)

347:             {

348:                tempx = -b_data[i];

349:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

350:                {

351:                   tempx -= A_data[jj] * x_data[A_j[jj]];

352:                }

353:                y_data[i] = tempx;

354:             }

355:          } // y = -A*x - y

356:          else

357:          {

358:             for (i = iBegin; i < iEnd; i++)

359:             {

360:                tempx = b_data[i];

361:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

362:                {

363:                   tempx += A_data[jj] * x_data[A_j[jj]];

364:                }

365:                y_data[i] = alpha*tempx;

[...]

371:          if (1 == alpha) // JSP: a common path

372:          {

373:             for (i = iBegin; i < iEnd; i++)

374:             {

375:                tempx = b_data[i]*temp;

376:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

377:                {

378:                   tempx += A_data[jj] * x_data[A_j[jj]];

379:                }

380:                y_data[i] = tempx;

381:             }

382:          } // y = A*x + temp*y

383:          else if (-1 == alpha)

384:          {

385:             for (i = iBegin; i < iEnd; i++)

386:             {

387:                tempx = -b_data[i]*temp;

388:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

389:                {

390:                   tempx -= A_data[jj] * x_data[A_j[jj]];

391:                }

392:                y_data[i] = tempx;

393:             }

394:          } // y = -A*x - temp*y

395:          else

396:          {

397:             for (i = iBegin; i < iEnd; i++)

398:             {

399:                tempx = b_data[i]*temp;

400:                for (jj = A_i[i]; jj < A_i[i+1]; jj++)

401:                {

402:                   tempx += A_data[jj] * x_data[A_j[jj]];

403:                }

404:                y_data[i] = alpha*tempx;

0x539864 STP	X29, X30, [SP, #912]!

0x539868 ADD	X29, SP, #0

0x53986c ORR	X1, XZR, X0

0x539870 STP	X19, X20, [SP, #16]

0x539874 STP	X21, X22, [SP, #32]

0x539878 STP	X23, X24, [SP, #48]

0x53987c STP	X25, X26, [SP, #64]

0x539880 STP	D14, D15, [SP, #96]

0x539884 LDR	D14, [X0]

0x539888 LDR	D15, [X0, #72]

0x53988c STR	X27, [SP, #80]

0x539890 LDP	X23, X22, [X0, #8]

0x539894 LDP	X24, X21, [X1, #24]

0x539898 ORR	X0, XZR, X23

0x53989c LDP	X27, X19, [X1, #40]

0x5398a0 LDP	X26, X25, [X1, #56]

0x5398a4 BL	5378d0

0x5398a8 ORR	X20, XZR, X0

0x5398ac ORR	X0, XZR, X23

0x5398b0 BL	537980

0x5398b4 ORR	X23, XZR, X0

0x5398b8 CMP	X20, X0

0x5398bc B.GT	53a298

0x5398c0 CMP	X20, #0

0x5398c4 CCMP	X27, X20, #1, #10

0x5398c8 B.LT	53a260

0x5398cc CMP	X23, #0

0x5398d0 CCMP	X27, X23, #1, #10

0x5398d4 B.LT	53a228

0x5398d8 FCMP	D15, #0

0x5398dc B.EQ	539b50

0x5398e0 FMOV	D31, #-1.0000000

0x5398e4 FCMP	D15, D31

0x5398e8 B.NE	539fdc

0x5398ec FMOV	D16, #1.0000000

0x5398f0 FCMP	D14, D16

0x5398f4 B.EQ	53a514

0x5398f8 FCMP	D14, D31

0x5398fc B.EQ	53a9b4

0x539900 CMP	X20, X23

0x539904 B.GE	539b30

0x539908 ADD	X13, X24, #8

0x53990c PTRUE	P5.B, VL16

(3963) 0x539910 LDR	D27, [X26, X20,LSL #3]

(3963) 0x539914 LDR	X2, [X24, X20,LSL #3]

(3963) 0x539918 LDR	X7, [X13, X20,LSL #3]

(3963) 0x53991c FNEG	D4, D27

(3963) 0x539920 CMP	X2, X7

(3963) 0x539924 B.GE	539b1c

(3963) 0x539928 SUB	X5, X7, X2

(3963) 0x53992c SUB	X4, X5, #1

(3963) 0x539930 CMP	X4, #3

(3963) 0x539934 B.LS	539aa8

(3963) 0x539938 UBFM	X8, X5, #2, #63

(3963) 0x53993c ADD	X0, X21, X2,LSL #3

(3963) 0x539940 DUP	Z19.D, #0

(3963) 0x539944 ORR	Z17.D, Z19.D, Z19.D

(3963) 0x539948 UBFM	X3, X8, #59, #58

(3963) 0x53994c ADD	X14, X22, X2,LSL #3

(3963) 0x539950 SUB	X10, X3, #32

(3963) 0x539954 ADD	X11, X0, X8,LSL #5

(3963) 0x539958 UBFM	X9, X10, #5, #63

(3963) 0x53995c ADD	X12, X9, #1

(3963) 0x539960 ANDS	X16, X12, #4160

(3963) 0x539964 B.EQ	5399fc

(3963) 0x539968 CMP	X16, #1

(3963) 0x53996c B.EQ	5399cc

(3963) 0x539970 CMP	X16, #2

(3963) 0x539974 B.EQ	5399a4

(3963) 0x539978 LD1D	{Z0.D}, P5/Z, [X0, MUL VL]

(3963) 0x53997c LD1D	{Z25.D}, P5/Z, [X14, MUL VL]

(3963) 0x539980 LD1D	{Z24.D}, P5/Z, [X0, #1, MUL VL]

(3963) 0x539984 LD1D	{Z18.D}, P5/Z, [X14, #1, MUL VL]

(3963) 0x539988 ADD	X0, X0, #32

(3963) 0x53998c ADD	X14, X14, #32

(3963) 0x539990 LD1D	{Z4.D}, P5/Z, [X19, Z0.D,LSL #3]

(3963) 0x539994 LD1D	{Z3.D}, P5/Z, [X19, Z24.D,LSL #3]

(3963) 0x539998 MOVPRFX	Z17, Z19

(3963) 0x53999c FMLA	Z17.D, P5/M, Z4.D, Z25.D

(3963) 0x5399a0 FMLA	Z19.D, P5/M, Z3.D, Z18.D

(3963) 0x5399a4 LD1D	{Z22.D}, P5/Z, [X0, MUL VL]

(3963) 0x5399a8 LD1D	{Z6.D}, P5/Z, [X14, MUL VL]

(3963) 0x5399ac LD1D	{Z2.D}, P5/Z, [X0, #1, MUL VL]

(3963) 0x5399b0 LD1D	{Z23.D}, P5/Z, [X14, #1, MUL VL]

(3963) 0x5399b4 ADD	X0, X0, #32

(3963) 0x5399b8 ADD	X14, X14, #32

(3963) 0x5399bc LD1D	{Z29.D}, P5/Z, [X19, Z22.D,LSL #3]

(3963) 0x5399c0 LD1D	{Z15.D}, P5/Z, [X19, Z2.D,LSL #3]

(3963) 0x5399c4 FMLA	Z17.D, P5/M, Z29.D, Z6.D

(3963) 0x5399c8 FMLA	Z19.D, P5/M, Z15.D, Z23.D

(3963) 0x5399cc LD1D	{Z28.D}, P5/Z, [X0, MUL VL]

(3963) 0x5399d0 LD1D	{Z26.D}, P5/Z, [X0, #1, MUL VL]

(3963) 0x5399d4 ADD	X0, X0, #32

(3963) 0x5399d8 LD1D	{Z20.D}, P5/Z, [X14, MUL VL]

(3963) 0x5399dc LD1D	{Z5.D}, P5/Z, [X14, #1, MUL VL]

(3963) 0x5399e0 LD1D	{Z30.D}, P5/Z, [X19, Z28.D,LSL #3]

(3963) 0x5399e4 LD1D	{Z1.D}, P5/Z, [X19, Z26.D,LSL #3]

(3963) 0x5399e8 ADD	X14, X14, #32

(3963) 0x5399ec FMLA	Z17.D, P5/M, Z30.D, Z20.D

(3963) 0x5399f0 FMLA	Z19.D, P5/M, Z1.D, Z5.D

(3963) 0x5399f4 CMP	X11, X0

(3963) 0x5399f8 B.EQ	539a8c

  (3964) 0x5399fc LD1D	{Z21.D}, P5/Z, [X14, MUL VL]

  (3964) 0x539a00 LD1D	{Z7.D}, P5/Z, [X0, #1, MUL VL]

  (3964) 0x539a04 LD1D	{Z31.D}, P5/Z, [X0, MUL VL]

  (3964) 0x539a08 LD1D	{Z25.D}, P5/Z, [X0, #3, MUL VL]

  (3964) 0x539a0c LD1D	{Z18.D}, P5/Z, [X0, #2, MUL VL]

  (3964) 0x539a10 LD1D	{Z23.D}, P5/Z, [X0, #4, MUL VL]

  (3964) 0x539a14 LD1D	{Z29.D}, P5/Z, [X0, #5, MUL VL]

  (3964) 0x539a18 LD1D	{Z28.D}, P5/Z, [X0, #7, MUL VL]

  (3964) 0x539a1c LD1D	{Z26.D}, P5/Z, [X0, #6, MUL VL]

  (3964) 0x539a20 ADD	X0, X0, #128

  (3964) 0x539a24 LD1D	{Z16.D}, P5/Z, [X19, Z7.D,LSL #3]

  (3964) 0x539a28 LD1D	{Z24.D}, P5/Z, [X14, #3, MUL VL]

  (3964) 0x539a2c LD1D	{Z2.D}, P5/Z, [X14, #4, MUL VL]

  (3964) 0x539a30 LD1D	{Z3.D}, P5/Z, [X14, #2, MUL VL]

  (3964) 0x539a34 LD1D	{Z22.D}, P5/Z, [X14, #1, MUL VL]

  (3964) 0x539a38 LD1D	{Z20.D}, P5/Z, [X14, #6, MUL VL]

  (3964) 0x539a3c LD1D	{Z5.D}, P5/Z, [X14, #5, MUL VL]

  (3964) 0x539a40 LD1D	{Z7.D}, P5/Z, [X14, #7, MUL VL]

  (3964) 0x539a44 LD1D	{Z0.D}, P5/Z, [X19, Z31.D,LSL #3]

  (3964) 0x539a48 LD1D	{Z4.D}, P5/Z, [X19, Z18.D,LSL #3]

  (3964) 0x539a4c FMLA	Z17.D, P5/M, Z0.D, Z21.D

  (3964) 0x539a50 FMLA	Z19.D, P5/M, Z16.D, Z22.D

  (3964) 0x539a54 FMLA	Z17.D, P5/M, Z4.D, Z3.D

  (3964) 0x539a58 LD1D	{Z6.D}, P5/Z, [X19, Z25.D,LSL #3]

  (3964) 0x539a5c LD1D	{Z15.D}, P5/Z, [X19, Z23.D,LSL #3]

  (3964) 0x539a60 FMLA	Z19.D, P5/M, Z6.D, Z24.D

  (3964) 0x539a64 FMLA	Z17.D, P5/M, Z15.D, Z2.D

  (3964) 0x539a68 LD1D	{Z30.D}, P5/Z, [X19, Z26.D,LSL #3]

  (3964) 0x539a6c LD1D	{Z21.D}, P5/Z, [X19, Z29.D,LSL #3]

  (3964) 0x539a70 LD1D	{Z1.D}, P5/Z, [X19, Z28.D,LSL #3]

  (3964) 0x539a74 FMLA	Z19.D, P5/M, Z21.D, Z5.D

  (3964) 0x539a78 ADD	X14, X14, #128

  (3964) 0x539a7c FMLA	Z17.D, P5/M, Z30.D, Z20.D

  (3964) 0x539a80 FMLA	Z19.D, P5/M, Z1.D, Z7.D

  (3964) 0x539a84 CMP	X11, X0

  (3964) 0x539a88 B.NE	5399fc

(3963) 0x539a8c AND	X15, X5, #8062

(3963) 0x539a90 FADD	Z19.D, Z19.D, Z17.D

(3963) 0x539a94 FADDV	D17, P5, Z19.D

(3963) 0x539a98 FSUB	D4, D17, S27

(3963) 0x539a9c ADD	X2, X2, X15

(3963) 0x539aa0 ANDS	XZR, X5, #4160

(3963) 0x539aa4 B.EQ	539b1c

(3963) 0x539aa8 UBFM	X17, X2, #61, #60

(3963) 0x539aac ADD	X1, X2, #1

(3963) 0x539ab0 LDR	X27, [X21, X17]

(3963) 0x539ab4 LDR	D27, [X22, X17]

(3963) 0x539ab8 LDR	D31, [X19, X27,LSL #3]

(3963) 0x539abc FMADD	D4, D27, D31, D4

(3963) 0x539ac0 CMP	X7, X1

(3963) 0x539ac4 B.LE	539b1c

(3963) 0x539ac8 ADD	X18, X17, #8

(3963) 0x539acc ADD	X1, X2, #2

(3963) 0x539ad0 LDR	X30, [X21, X18]

(3963) 0x539ad4 LDR	D16, [X22, X18]

(3963) 0x539ad8 LDR	D0, [X19, X30,LSL #3]

(3963) 0x539adc FMADD	D4, D0, D16, D4

(3963) 0x539ae0 CMP	X7, X1

(3963) 0x539ae4 B.LE	539b1c

(3963) 0x539ae8 ADD	X6, X17, #16

(3963) 0x539aec ADD	X5, X2, #3

(3963) 0x539af0 LDR	X4, [X21, X6]

(3963) 0x539af4 LDR	D25, [X22, X6]

(3963) 0x539af8 LDR	D24, [X19, X4,LSL #3]

(3963) 0x539afc FMADD	D4, D24, D25, D4

(3963) 0x539b00 CMP	X7, X5

(3963) 0x539b04 B.LE	539b1c

(3963) 0x539b08 ADD	X7, X17, #24

(3963) 0x539b0c LDR	X8, [X21, X7]

(3963) 0x539b10 LDR	D18, [X22, X7]

(3963) 0x539b14 LDR	D2, [X19, X8,LSL #3]

(3963) 0x539b18 FMADD	D4, D2, D18, D4

(3963) 0x539b1c FMUL	D3, D14, D4

(3963) 0x539b20 STR	D3, [X25, X20,LSL #3]

(3963) 0x539b24 ADD	X20, X20, #1

(3963) 0x539b28 CMP	X23, X20

(3963) 0x539b2c B.NE	539910

(3937) 0x539b30 LDR	X27, [SP, #80]

(3937) 0x539b34 LDP	X19, X20, [SP, #16]

(3937) 0x539b38 LDP	X21, X22, [SP, #32]

(3937) 0x539b3c LDP	X23, X24, [SP, #48]

(3937) 0x539b40 LDP	X25, X26, [SP, #64]

(3937) 0x539b44 LDP	D14, D15, [SP, #96]

(3937) 0x539b48 LDP	X29, X30, [SP], #112

(3937) 0x539b4c RET

(3937) 0x539b50 FMOV	D18, #1.0000000

(3937) 0x539b54 FCMP	D14, D18

(3937) 0x539b58 B.NE	539d98

(3937) 0x539b5c CMP	X20, X23

(3937) 0x539b60 B.GE	539b30

(3937) 0x539b64 ADD	X26, X24, #8

(3937) 0x539b68 LDR	X7, [X24, X20,LSL #3]

(3937) 0x539b6c PTRUE	P2.B, VL16

(3937) 0x539b70 LDR	X8, [X26, X20,LSL #3]

(3937) 0x539b74 CMP	X7, X8

(3937) 0x539b78 B.GE	539d90

(3937) 0x539b7c HINT	#0

  (3944) 0x539b80 SUB	X5, X8, X7

  (3944) 0x539b84 SUB	X4, X5, #1

  (3944) 0x539b88 CMP	X4, #3

  (3944) 0x539b8c B.LS	53a99c

  (3944) 0x539b90 UBFM	X0, X5, #2, #63

  (3944) 0x539b94 ADD	X1, X21, X7,LSL #3

  (3944) 0x539b98 DUP	Z29.D, #0

  (3944) 0x539b9c ORR	Z31.D, Z29.D, Z29.D

  (3944) 0x539ba0 UBFM	X11, X0, #59, #58

  (3944) 0x539ba4 ADD	X12, X22, X7,LSL #3

  (3944) 0x539ba8 SUB	X10, X11, #32

  (3944) 0x539bac ADD	X9, X1, X0,LSL #5

  (3944) 0x539bb0 UBFM	X3, X10, #5, #63

  (3944) 0x539bb4 ADD	X16, X3, #1

  (3944) 0x539bb8 ANDS	X14, X16, #4160

  (3944) 0x539bbc B.EQ	539c54

  (3944) 0x539bc0 CMP	X14, #1

  (3944) 0x539bc4 B.EQ	539c24

  (3944) 0x539bc8 CMP	X14, #2

  (3944) 0x539bcc B.EQ	539bfc

  (3944) 0x539bd0 LD1D	{Z0.D}, P2/Z, [X1, MUL VL]

  (3944) 0x539bd4 LD1D	{Z15.D}, P2/Z, [X12, MUL VL]

  (3944) 0x539bd8 LD1D	{Z4.D}, P2/Z, [X1, #1, MUL VL]

  (3944) 0x539bdc LD1D	{Z28.D}, P2/Z, [X12, #1, MUL VL]

  (3944) 0x539be0 ADD	X1, X1, #32

  (3944) 0x539be4 ADD	X12, X12, #32

  (3944) 0x539be8 LD1D	{Z25.D}, P2/Z, [X19, Z0.D,LSL #3]

  (3944) 0x539bec LD1D	{Z3.D}, P2/Z, [X19, Z4.D,LSL #3]

  (3944) 0x539bf0 MOVPRFX	Z31, Z29

  (3944) 0x539bf4 FMLA	Z31.D, P2/M, Z25.D, Z15.D

  (3944) 0x539bf8 FMLA	Z29.D, P2/M, Z3.D, Z28.D

  (3944) 0x539bfc LD1D	{Z23.D}, P2/Z, [X1, MUL VL]

  (3944) 0x539c00 LD1D	{Z20.D}, P2/Z, [X12, MUL VL]

  (3944) 0x539c04 LD1D	{Z26.D}, P2/Z, [X1, #1, MUL VL]

  (3944) 0x539c08 LD1D	{Z1.D}, P2/Z, [X12, #1, MUL VL]

  (3944) 0x539c0c ADD	X1, X1, #32

  (3944) 0x539c10 ADD	X12, X12, #32

  (3944) 0x539c14 LD1D	{Z18.D}, P2/Z, [X19, Z23.D,LSL #3]

  (3944) 0x539c18 LD1D	{Z21.D}, P2/Z, [X19, Z26.D,LSL #3]

  (3944) 0x539c1c FMLA	Z31.D, P2/M, Z18.D, Z20.D

  (3944) 0x539c20 FMLA	Z29.D, P2/M, Z21.D, Z1.D

  (3944) 0x539c24 LD1D	{Z7.D}, P2/Z, [X1, MUL VL]

  (3944) 0x539c28 LD1D	{Z16.D}, P2/Z, [X1, #1, MUL VL]

  (3944) 0x539c2c ADD	X1, X1, #32

  (3944) 0x539c30 LD1D	{Z6.D}, P2/Z, [X12, MUL VL]

  (3944) 0x539c34 LD1D	{Z19.D}, P2/Z, [X12, #1, MUL VL]

  (3944) 0x539c38 LD1D	{Z14.D}, P2/Z, [X19, Z7.D,LSL #3]

  (3944) 0x539c3c LD1D	{Z17.D}, P2/Z, [X19, Z16.D,LSL #3]

  (3944) 0x539c40 ADD	X12, X12, #32

  (3944) 0x539c44 FMLA	Z31.D, P2/M, Z14.D, Z6.D

  (3944) 0x539c48 FMLA	Z29.D, P2/M, Z17.D, Z19.D

  (3944) 0x539c4c CMP	X9, X1

  (3944) 0x539c50 B.EQ	539ce4

    (3945) 0x539c54 LD1D	{Z24.D}, P2/Z, [X1, MUL VL]

    (3945) 0x539c58 LD1D	{Z30.D}, P2/Z, [X1, #2, MUL VL]

    (3945) 0x539c5c LD1D	{Z15.D}, P2/Z, [X1, #4, MUL VL]

    (3945) 0x539c60 LD1D	{Z5.D}, P2/Z, [X1, #1, MUL VL]

    (3945) 0x539c64 LD1D	{Z20.D}, P2/Z, [X1, #6, MUL VL]

    (3945) 0x539c68 LD1D	{Z0.D}, P2/Z, [X1, #3, MUL VL]

    (3945) 0x539c6c LD1D	{Z26.D}, P2/Z, [X1, #5, MUL VL]

    (3945) 0x539c70 LD1D	{Z23.D}, P2/Z, [X1, #7, MUL VL]

    (3945) 0x539c74 ADD	X1, X1, #128

    (3945) 0x539c78 LD1D	{Z22.D}, P2/Z, [X12, MUL VL]

    (3945) 0x539c7c LD1D	{Z27.D}, P2/Z, [X12, #1, MUL VL]

    (3945) 0x539c80 LD1D	{Z28.D}, P2/Z, [X12, #2, MUL VL]

    (3945) 0x539c84 LD1D	{Z3.D}, P2/Z, [X12, #4, MUL VL]

    (3945) 0x539c88 LD1D	{Z21.D}, P2/Z, [X12, #6, MUL VL]

    (3945) 0x539c8c LD1D	{Z16.D}, P2/Z, [X12, #3, MUL VL]

    (3945) 0x539c90 LD1D	{Z6.D}, P2/Z, [X12, #5, MUL VL]

    (3945) 0x539c94 LD1D	{Z19.D}, P2/Z, [X12, #7, MUL VL]

    (3945) 0x539c98 LD1D	{Z2.D}, P2/Z, [X19, Z24.D,LSL #3]

    (3945) 0x539c9c LD1D	{Z4.D}, P2/Z, [X19, Z30.D,LSL #3]

    (3945) 0x539ca0 FMLA	Z31.D, P2/M, Z2.D, Z22.D

    (3945) 0x539ca4 LD1D	{Z25.D}, P2/Z, [X19, Z15.D,LSL #3]

    (3945) 0x539ca8 FMLA	Z31.D, P2/M, Z4.D, Z28.D

    (3945) 0x539cac LD1D	{Z1.D}, P2/Z, [X19, Z5.D,LSL #3]

    (3945) 0x539cb0 FMLA	Z31.D, P2/M, Z25.D, Z3.D

    (3945) 0x539cb4 FMLA	Z29.D, P2/M, Z1.D, Z27.D

    (3945) 0x539cb8 LD1D	{Z18.D}, P2/Z, [X19, Z20.D,LSL #3]

    (3945) 0x539cbc LD1D	{Z7.D}, P2/Z, [X19, Z0.D,LSL #3]

    (3945) 0x539cc0 LD1D	{Z14.D}, P2/Z, [X19, Z26.D,LSL #3]

    (3945) 0x539cc4 FMLA	Z29.D, P2/M, Z7.D, Z16.D

    (3945) 0x539cc8 LD1D	{Z17.D}, P2/Z, [X19, Z23.D,LSL #3]

    (3945) 0x539ccc FMLA	Z29.D, P2/M, Z14.D, Z6.D

    (3945) 0x539cd0 ADD	X12, X12, #128

    (3945) 0x539cd4 FMLA	Z31.D, P2/M, Z18.D, Z21.D

    (3945) 0x539cd8 FMLA	Z29.D, P2/M, Z17.D, Z19.D

    (3945) 0x539cdc CMP	X9, X1

    (3945) 0x539ce0 B.NE	539c54

  (3944) 0x539ce4 FADD	Z29.D, Z29.D, Z31.D

  (3944) 0x539ce8 FADDV	D31, P2, Z29.D

  (3944) 0x539cec ANDS	XZR, X5, #4160

  (3944) 0x539cf0 B.EQ	539d70

  (3944) 0x539cf4 AND	X15, X5, #8062

  (3944) 0x539cf8 ADD	X7, X7, X15

  (3944) 0x539cfc UBFM	X13, X7, #61, #60

  (3944) 0x539d00 ADD	X17, X7, #1

  (3944) 0x539d04 LDR	X2, [X21, X13]

  (3944) 0x539d08 LDR	D24, [X22, X13]

  (3944) 0x539d0c LDR	D22, [X19, X2,LSL #3]

  (3944) 0x539d10 FMADD	D31, D24, D22, D31

  (3944) 0x539d14 CMP	X17, X8

  (3944) 0x539d18 B.GE	539d70

  (3944) 0x539d1c ADD	X27, X13, #8

  (3944) 0x539d20 ADD	X1, X7, #2

  (3944) 0x539d24 LDR	X18, [X21, X27]

  (3944) 0x539d28 LDR	D30, [X22, X27]

  (3944) 0x539d2c LDR	D2, [X19, X18,LSL #3]

  (3944) 0x539d30 FMADD	D31, D30, D2, D31

  (3944) 0x539d34 CMP	X1, X8

  (3944) 0x539d38 B.GE	539d70

  (3944) 0x539d3c ADD	X30, X13, #16

  (3944) 0x539d40 ADD	X6, X7, #3

  (3944) 0x539d44 LDR	X7, [X21, X30]

  (3944) 0x539d48 LDR	D15, [X22, X30]

  (3944) 0x539d4c LDR	D5, [X19, X7,LSL #3]

  (3944) 0x539d50 FMADD	D31, D15, D5, D31

  (3944) 0x539d54 CMP	X6, X8

  (3944) 0x539d58 B.GE	539d70

  (3944) 0x539d5c ADD	X8, X13, #24

  (3944) 0x539d60 LDR	X5, [X21, X8]

  (3944) 0x539d64 LDR	D27, [X22, X8]

  (3944) 0x539d68 LDR	D20, [X19, X5,LSL #3]

  (3944) 0x539d6c FMADD	D31, D20, D27, D31

  (3944) 0x539d70 STR	D31, [X25, X20,LSL #3]

  (3944) 0x539d74 ADD	X20, X20, #1

  (3944) 0x539d78 CMP	X23, X20

  (3944) 0x539d7c B.EQ	539b30

  (3944) 0x539d80 LDR	X7, [X24, X20,LSL #3]

  (3944) 0x539d84 LDR	X8, [X26, X20,LSL #3]

  (3944) 0x539d88 CMP	X7, X8

  (3944) 0x539d8c B.LT	539b80

  (3946) 0x539d90 MOVI	D31, #0

  (3946) 0x539d94 B	539d70

(3937) 0x539d98 FMOV	D16, #-1.0000000

(3937) 0x539d9c FCMP	D14, D16

(3937) 0x539da0 B.NE	53a760

(3937) 0x539da4 CMP	X20, X23

(3937) 0x539da8 B.GE	539b30

(3937) 0x539dac ADD	X26, X24, #8

(3937) 0x539db0 LDR	X18, [X24, X20,LSL #3]

(3937) 0x539db4 PTRUE	P1.B, VL16

(3937) 0x539db8 LDR	X30, [X26, X20,LSL #3]

(3937) 0x539dbc CMP	X18, X30

(3937) 0x539dc0 B.GE	539fd4

  (3941) 0x539dc4 SUB	X6, X30, X18

  (3941) 0x539dc8 SUB	X5, X6, #1

  (3941) 0x539dcc CMP	X5, #3

  (3941) 0x539dd0 B.LS	53a9ac

  (3941) 0x539dd4 UBFM	X7, X6, #2, #63

  (3941) 0x539dd8 ADD	X1, X21, X18,LSL #3

  (3941) 0x539ddc DUP	Z14.D, #0

  (3941) 0x539de0 ORR	Z6.D, Z14.D, Z14.D

  (3941) 0x539de4 UBFM	X4, X7, #59, #58

  (3941) 0x539de8 ADD	X3, X22, X18,LSL #3

  (3941) 0x539dec SUB	X0, X4, #32

  (3941) 0x539df0 ADD	X8, X1, X7,LSL #5

  (3941) 0x539df4 UBFM	X11, X0, #5, #63

  (3941) 0x539df8 ADD	X10, X11, #1

  (3941) 0x539dfc ANDS	X9, X10, #4160

  (3941) 0x539e00 B.EQ	539e98

  (3941) 0x539e04 CMP	X9, #1

  (3941) 0x539e08 B.EQ	539e68

  (3941) 0x539e0c CMP	X9, #2

  (3941) 0x539e10 B.EQ	539e40

  (3941) 0x539e14 LD1D	{Z22.D}, P1/Z, [X1, MUL VL]

  (3941) 0x539e18 LD1D	{Z0.D}, P1/Z, [X3, MUL VL]

  (3941) 0x539e1c LD1D	{Z2.D}, P1/Z, [X1, #1, MUL VL]

  (3941) 0x539e20 LD1D	{Z30.D}, P1/Z, [X3, #1, MUL VL]

  (3941) 0x539e24 ADD	X1, X1, #32

  (3941) 0x539e28 ADD	X3, X3, #32

  (3941) 0x539e2c LD1D	{Z4.D}, P1/Z, [X19, Z22.D,LSL #3]

  (3941) 0x539e30 LD1D	{Z3.D}, P1/Z, [X19, Z2.D,LSL #3]

  (3941) 0x539e34 MOVPRFX	Z6, Z14

  (3941) 0x539e38 FMLS	Z6.D, P1/M, Z4.D, Z0.D

  (3941) 0x539e3c FMLS	Z14.D, P1/M, Z3.D, Z30.D

  (3941) 0x539e40 LD1D	{Z29.D}, P1/Z, [X1, MUL VL]

  (3941) 0x539e44 LD1D	{Z28.D}, P1/Z, [X3, MUL VL]

  (3941) 0x539e48 LD1D	{Z15.D}, P1/Z, [X1, #1, MUL VL]

  (3941) 0x539e4c LD1D	{Z31.D}, P1/Z, [X3, #1, MUL VL]

  (3941) 0x539e50 ADD	X1, X1, #32

  (3941) 0x539e54 ADD	X3, X3, #32

  (3941) 0x539e58 LD1D	{Z23.D}, P1/Z, [X19, Z29.D,LSL #3]

  (3941) 0x539e5c LD1D	{Z20.D}, P1/Z, [X19, Z15.D,LSL #3]

  (3941) 0x539e60 FMLS	Z6.D, P1/M, Z23.D, Z28.D

  (3941) 0x539e64 FMLS	Z14.D, P1/M, Z20.D, Z31.D

  (3941) 0x539e68 LD1D	{Z26.D}, P1/Z, [X1, MUL VL]

  (3941) 0x539e6c LD1D	{Z21.D}, P1/Z, [X1, #1, MUL VL]

  (3941) 0x539e70 ADD	X1, X1, #32

  (3941) 0x539e74 LD1D	{Z1.D}, P1/Z, [X3, MUL VL]

  (3941) 0x539e78 LD1D	{Z16.D}, P1/Z, [X3, #1, MUL VL]

  (3941) 0x539e7c LD1D	{Z7.D}, P1/Z, [X19, Z26.D,LSL #3]

  (3941) 0x539e80 LD1D	{Z18.D}, P1/Z, [X19, Z21.D,LSL #3]

  (3941) 0x539e84 ADD	X3, X3, #32

  (3941) 0x539e88 FMLS	Z6.D, P1/M, Z7.D, Z1.D

  (3941) 0x539e8c FMLS	Z14.D, P1/M, Z18.D, Z16.D

  (3941) 0x539e90 CMP	X8, X1

  (3941) 0x539e94 B.EQ	539f28

    (3942) 0x539e98 LD1D	{Z19.D}, P1/Z, [X1, MUL VL]

    (3942) 0x539e9c LD1D	{Z22.D}, P1/Z, [X1, #2, MUL VL]

    (3942) 0x539ea0 LD1D	{Z2.D}, P1/Z, [X1, #4, MUL VL]

    (3942) 0x539ea4 LD1D	{Z5.D}, P1/Z, [X1, #1, MUL VL]

    (3942) 0x539ea8 LD1D	{Z30.D}, P1/Z, [X1, #6, MUL VL]

    (3942) 0x539eac LD1D	{Z0.D}, P1/Z, [X1, #3, MUL VL]

    (3942) 0x539eb0 LD1D	{Z29.D}, P1/Z, [X1, #5, MUL VL]

    (3942) 0x539eb4 LD1D	{Z15.D}, P1/Z, [X1, #7, MUL VL]

    (3942) 0x539eb8 ADD	X1, X1, #128

    (3942) 0x539ebc LD1D	{Z17.D}, P1/Z, [X3, MUL VL]

    (3942) 0x539ec0 LD1D	{Z27.D}, P1/Z, [X3, #1, MUL VL]

    (3942) 0x539ec4 LD1D	{Z4.D}, P1/Z, [X3, #2, MUL VL]

    (3942) 0x539ec8 LD1D	{Z28.D}, P1/Z, [X3, #4, MUL VL]

    (3942) 0x539ecc LD1D	{Z20.D}, P1/Z, [X3, #6, MUL VL]

    (3942) 0x539ed0 LD1D	{Z21.D}, P1/Z, [X3, #3, MUL VL]

    (3942) 0x539ed4 LD1D	{Z18.D}, P1/Z, [X3, #5, MUL VL]

    (3942) 0x539ed8 LD1D	{Z16.D}, P1/Z, [X3, #7, MUL VL]

    (3942) 0x539edc LD1D	{Z24.D}, P1/Z, [X19, Z19.D,LSL #3]

    (3942) 0x539ee0 LD1D	{Z25.D}, P1/Z, [X19, Z22.D,LSL #3]

    (3942) 0x539ee4 FMLS	Z6.D, P1/M, Z24.D, Z17.D

    (3942) 0x539ee8 LD1D	{Z3.D}, P1/Z, [X19, Z2.D,LSL #3]

    (3942) 0x539eec FMLS	Z6.D, P1/M, Z25.D, Z4.D

    (3942) 0x539ef0 LD1D	{Z31.D}, P1/Z, [X19, Z5.D,LSL #3]

    (3942) 0x539ef4 FMLS	Z6.D, P1/M, Z3.D, Z28.D

    (3942) 0x539ef8 FMLS	Z14.D, P1/M, Z31.D, Z27.D

    (3942) 0x539efc LD1D	{Z23.D}, P1/Z, [X19, Z30.D,LSL #3]

    (3942) 0x539f00 LD1D	{Z26.D}, P1/Z, [X19, Z0.D,LSL #3]

    (3942) 0x539f04 LD1D	{Z1.D}, P1/Z, [X19, Z29.D,LSL #3]

    (3942) 0x539f08 FMLS	Z14.D, P1/M, Z26.D, Z21.D

    (3942) 0x539f0c LD1D	{Z7.D}, P1/Z, [X19, Z15.D,LSL #3]

    (3942) 0x539f10 FMLS	Z14.D, P1/M, Z1.D, Z18.D

    (3942) 0x539f14 ADD	X3, X3, #128

    (3942) 0x539f18 FMLS	Z6.D, P1/M, Z23.D, Z20.D

    (3942) 0x539f1c FMLS	Z14.D, P1/M, Z7.D, Z16.D

    (3942) 0x539f20 CMP	X8, X1

    (3942) 0x539f24 B.NE	539e98

  (3941) 0x539f28 AND	X16, X6, #8062

  (3941) 0x539f2c FADD	Z14.D, Z14.D, Z6.D

  (3941) 0x539f30 FADDV	D30, P1, Z14.D

  (3941) 0x539f34 ADD	X18, X18, X16

  (3941) 0x539f38 ANDS	XZR, X6, #4160

  (3941) 0x539f3c B.EQ	539fb4

  (3941) 0x539f40 UBFM	X14, X18, #61, #60

  (3941) 0x539f44 ADD	X2, X18, #1

  (3941) 0x539f48 LDR	X12, [X21, X14]

  (3941) 0x539f4c LDR	D6, [X22, X14]

  (3941) 0x539f50 LDR	D19, [X19, X12,LSL #3]

  (3941) 0x539f54 FMSUB	D30, D6, D19, D30

  (3941) 0x539f58 CMP	X2, X30

  (3941) 0x539f5c B.GE	539fb4

  (3941) 0x539f60 ADD	X15, X14, #8

  (3941) 0x539f64 ADD	X2, X18, #2

  (3941) 0x539f68 LDR	X13, [X21, X15]

  (3941) 0x539f6c LDR	D17, [X22, X15]

  (3941) 0x539f70 LDR	D24, [X19, X13,LSL #3]

  (3941) 0x539f74 FMSUB	D30, D24, D17, D30

  (3941) 0x539f78 CMP	X2, X30

  (3941) 0x539f7c B.GE	539fb4

  (3941) 0x539f80 ADD	X17, X14, #16

  (3941) 0x539f84 ADD	X27, X18, #3

  (3941) 0x539f88 LDR	X18, [X21, X17]

  (3941) 0x539f8c LDR	D22, [X22, X17]

  (3941) 0x539f90 LDR	D2, [X19, X18,LSL #3]

  (3941) 0x539f94 FMSUB	D30, D2, D22, D30

  (3941) 0x539f98 CMP	X27, X30

  (3941) 0x539f9c B.GE	539fb4

  (3941) 0x539fa0 ADD	X30, X14, #24

  (3941) 0x539fa4 LDR	X6, [X21, X30]

  (3941) 0x539fa8 LDR	D5, [X22, X30]

  (3941) 0x539fac LDR	D27, [X19, X6,LSL #3]

  (3941) 0x539fb0 FMSUB	D30, D27, D5, D30

  (3941) 0x539fb4 STR	D30, [X25, X20,LSL #3]

  (3941) 0x539fb8 ADD	X20, X20, #1

  (3941) 0x539fbc CMP	X23, X20

  (3941) 0x539fc0 B.EQ	539b30

  (3941) 0x539fc4 LDR	X18, [X24, X20,LSL #3]

  (3941) 0x539fc8 LDR	X30, [X26, X20,LSL #3]

  (3941) 0x539fcc CMP	X18, X30

  (3941) 0x539fd0 B.LT	539dc4

  (3943) 0x539fd4 MOVI	D30, #0

  (3943) 0x539fd8 B	539fb4

0x539fdc FMOV	D30, #1.0000000

0x539fe0 FCMP	D15, D30

0x539fe4 B.NE	53a2d0

0x539fe8 FCMP	D14, D30

0x539fec B.EQ	53ae10

0x539ff0 FCMP	D14, D31

0x539ff4 B.NE	53b03c

0x539ff8 CMP	X20, X23

0x539ffc B.GE	539b30

0x53a000 ADD	X13, X24, #8

0x53a004 PTRUE	P3.B, VL16

(3957) 0x53a008 LDR	D14, [X26, X20,LSL #3]

(3957) 0x53a00c LDR	X3, [X24, X20,LSL #3]

(3957) 0x53a010 LDR	X15, [X13, X20,LSL #3]

(3957) 0x53a014 FNEG	D30, D14

(3957) 0x53a018 CMP	X3, X15

(3957) 0x53a01c B.GE	53a214

(3957) 0x53a020 SUB	X16, X15, X3

(3957) 0x53a024 SUB	X14, X16, #1

(3957) 0x53a028 CMP	X14, #3

(3957) 0x53a02c B.LS	53a1a0

(3957) 0x53a030 UBFM	X17, X16, #2, #63

(3957) 0x53a034 ADD	X0, X21, X3,LSL #3

(3957) 0x53a038 DUP	Z29.D, #0

(3957) 0x53a03c ORR	Z15.D, Z29.D, Z29.D

(3957) 0x53a040 UBFM	X2, X17, #59, #58

(3957) 0x53a044 ADD	X7, X22, X3,LSL #3

(3957) 0x53a048 SUB	X30, X2, #32

(3957) 0x53a04c ADD	X27, X0, X17,LSL #5

(3957) 0x53a050 UBFM	X18, X30, #5, #63

(3957) 0x53a054 ADD	X6, X18, #1

(3957) 0x53a058 ANDS	X4, X6, #4160

(3957) 0x53a05c B.EQ	53a0f4

(3957) 0x53a060 CMP	X4, #1

(3957) 0x53a064 B.EQ	53a0c4

(3957) 0x53a068 CMP	X4, #2

(3957) 0x53a06c B.EQ	53a09c

(3957) 0x53a070 LD1D	{Z30.D}, P3/Z, [X0, MUL VL]

(3957) 0x53a074 LD1D	{Z19.D}, P3/Z, [X7, MUL VL]

(3957) 0x53a078 LD1D	{Z28.D}, P3/Z, [X0, #1, MUL VL]

(3957) 0x53a07c LD1D	{Z26.D}, P3/Z, [X7, #1, MUL VL]

(3957) 0x53a080 ADD	X0, X0, #32

(3957) 0x53a084 ADD	X7, X7, #32

(3957) 0x53a088 LD1D	{Z25.D}, P3/Z, [X19, Z30.D,LSL #3]

(3957) 0x53a08c LD1D	{Z3.D}, P3/Z, [X19, Z28.D,LSL #3]

(3957) 0x53a090 MOVPRFX	Z15, Z29

(3957) 0x53a094 FMLS	Z15.D, P3/M, Z25.D, Z19.D

(3957) 0x53a098 FMLS	Z29.D, P3/M, Z3.D, Z26.D

(3957) 0x53a09c LD1D	{Z5.D}, P3/Z, [X0, MUL VL]

(3957) 0x53a0a0 LD1D	{Z20.D}, P3/Z, [X7, MUL VL]

(3957) 0x53a0a4 LD1D	{Z21.D}, P3/Z, [X0, #1, MUL VL]

(3957) 0x53a0a8 LD1D	{Z1.D}, P3/Z, [X7, #1, MUL VL]

(3957) 0x53a0ac ADD	X0, X0, #32

(3957) 0x53a0b0 ADD	X7, X7, #32

(3957) 0x53a0b4 LD1D	{Z24.D}, P3/Z, [X19, Z5.D,LSL #3]

(3957) 0x53a0b8 LD1D	{Z0.D}, P3/Z, [X19, Z21.D,LSL #3]

(3957) 0x53a0bc FMLS	Z15.D, P3/M, Z24.D, Z20.D

(3957) 0x53a0c0 FMLS	Z29.D, P3/M, Z0.D, Z1.D

(3957) 0x53a0c4 LD1D	{Z7.D}, P3/Z, [X0, MUL VL]

(3957) 0x53a0c8 LD1D	{Z16.D}, P3/Z, [X0, #1, MUL VL]

(3957) 0x53a0cc ADD	X0, X0, #32

(3957) 0x53a0d0 LD1D	{Z18.D}, P3/Z, [X7, MUL VL]

(3957) 0x53a0d4 LD1D	{Z17.D}, P3/Z, [X7, #1, MUL VL]

(3957) 0x53a0d8 LD1D	{Z27.D}, P3/Z, [X19, Z7.D,LSL #3]

(3957) 0x53a0dc LD1D	{Z4.D}, P3/Z, [X19, Z16.D,LSL #3]

(3957) 0x53a0e0 ADD	X7, X7, #32

(3957) 0x53a0e4 FMLS	Z15.D, P3/M, Z27.D, Z18.D

(3957) 0x53a0e8 FMLS	Z29.D, P3/M, Z4.D, Z17.D

(3957) 0x53a0ec CMP	X27, X0

(3957) 0x53a0f0 B.EQ	53a184

  (3958) 0x53a0f4 LD1D	{Z31.D}, P3/Z, [X0, MUL VL]

  (3958) 0x53a0f8 LD1D	{Z2.D}, P3/Z, [X0, #2, MUL VL]

  (3958) 0x53a0fc LD1D	{Z23.D}, P3/Z, [X0, #4, MUL VL]

  (3958) 0x53a100 LD1D	{Z30.D}, P3/Z, [X0, #1, MUL VL]

  (3958) 0x53a104 LD1D	{Z26.D}, P3/Z, [X0, #6, MUL VL]

  (3958) 0x53a108 LD1D	{Z25.D}, P3/Z, [X0, #3, MUL VL]

  (3958) 0x53a10c LD1D	{Z20.D}, P3/Z, [X0, #5, MUL VL]

  (3958) 0x53a110 LD1D	{Z1.D}, P3/Z, [X0, #7, MUL VL]

  (3958) 0x53a114 ADD	X0, X0, #128

  (3958) 0x53a118 LD1D	{Z22.D}, P3/Z, [X19, Z31.D,LSL #3]

  (3958) 0x53a11c LD1D	{Z6.D}, P3/Z, [X7, MUL VL]

  (3958) 0x53a120 LD1D	{Z28.D}, P3/Z, [X7, #1, MUL VL]

  (3958) 0x53a124 LD1D	{Z5.D}, P3/Z, [X7, #2, MUL VL]

  (3958) 0x53a128 LD1D	{Z21.D}, P3/Z, [X7, #4, MUL VL]

  (3958) 0x53a12c LD1D	{Z16.D}, P3/Z, [X7, #6, MUL VL]

  (3958) 0x53a130 LD1D	{Z27.D}, P3/Z, [X7, #3, MUL VL]

  (3958) 0x53a134 LD1D	{Z4.D}, P3/Z, [X7, #5, MUL VL]

  (3958) 0x53a138 LD1D	{Z31.D}, P3/Z, [X7, #7, MUL VL]

  (3958) 0x53a13c FMLS	Z15.D, P3/M, Z22.D, Z6.D

  (3958) 0x53a140 LD1D	{Z3.D}, P3/Z, [X19, Z2.D,LSL #3]

  (3958) 0x53a144 LD1D	{Z19.D}, P3/Z, [X19, Z23.D,LSL #3]

  (3958) 0x53a148 FMLS	Z15.D, P3/M, Z3.D, Z5.D

  (3958) 0x53a14c LD1D	{Z24.D}, P3/Z, [X19, Z30.D,LSL #3]

  (3958) 0x53a150 FMLS	Z15.D, P3/M, Z19.D, Z21.D

  (3958) 0x53a154 FMLS	Z29.D, P3/M, Z24.D, Z28.D

  (3958) 0x53a158 LD1D	{Z7.D}, P3/Z, [X19, Z26.D,LSL #3]

  (3958) 0x53a15c LD1D	{Z0.D}, P3/Z, [X19, Z25.D,LSL #3]

  (3958) 0x53a160 LD1D	{Z18.D}, P3/Z, [X19, Z20.D,LSL #3]

  (3958) 0x53a164 FMLS	Z29.D, P3/M, Z0.D, Z27.D

  (3958) 0x53a168 LD1D	{Z17.D}, P3/Z, [X19, Z1.D,LSL #3]

  (3958) 0x53a16c FMLS	Z29.D, P3/M, Z18.D, Z4.D

  (3958) 0x53a170 ADD	X7, X7, #128

  (3958) 0x53a174 FMLS	Z15.D, P3/M, Z7.D, Z16.D

  (3958) 0x53a178 FMLS	Z29.D, P3/M, Z17.D, Z31.D

  (3958) 0x53a17c CMP	X27, X0

  (3958) 0x53a180 B.NE	53a0f4

(3957) 0x53a184 AND	X5, X16, #8062

(3957) 0x53a188 FADD	Z29.D, Z29.D, Z15.D

(3957) 0x53a18c FADDV	D15, P3, Z29.D

(3957) 0x53a190 FSUB	D30, D15, S14

(3957) 0x53a194 ADD	X3, X3, X5

(3957) 0x53a198 ANDS	XZR, X16, #4160

(3957) 0x53a19c B.EQ	53a214

(3957) 0x53a1a0 UBFM	X8, X3, #61, #60

(3957) 0x53a1a4 ADD	X1, X3, #1

(3957) 0x53a1a8 LDR	X10, [X21, X8]

(3957) 0x53a1ac LDR	D14, [X22, X8]

(3957) 0x53a1b0 LDR	D22, [X19, X10,LSL #3]

(3957) 0x53a1b4 FMSUB	D30, D14, D22, D30

(3957) 0x53a1b8 CMP	X15, X1

(3957) 0x53a1bc B.LE	53a214

(3957) 0x53a1c0 ADD	X11, X8, #8

(3957) 0x53a1c4 ADD	X1, X3, #2

(3957) 0x53a1c8 LDR	X9, [X21, X11]

(3957) 0x53a1cc LDR	D6, [X22, X11]

(3957) 0x53a1d0 LDR	D2, [X19, X9,LSL #3]

(3957) 0x53a1d4 FMSUB	D30, D6, D2, D30

(3957) 0x53a1d8 CMP	X15, X1

(3957) 0x53a1dc B.LE	53a214

(3957) 0x53a1e0 ADD	X12, X8, #16

(3957) 0x53a1e4 ADD	X16, X3, #3

(3957) 0x53a1e8 LDR	X14, [X21, X12]

(3957) 0x53a1ec LDR	D23, [X22, X12]

(3957) 0x53a1f0 LDR	D28, [X19, X14,LSL #3]

(3957) 0x53a1f4 FMSUB	D30, D23, D28, D30

(3957) 0x53a1f8 CMP	X15, X16

(3957) 0x53a1fc B.LE	53a214

(3957) 0x53a200 ADD	X15, X8, #24

(3957) 0x53a204 LDR	X17, [X21, X15]

(3957) 0x53a208 LDR	D26, [X22, X15]

(3957) 0x53a20c LDR	D25, [X19, X17,LSL #3]

(3957) 0x53a210 FMSUB	D30, D25, D26, D30

(3957) 0x53a214 STR	D30, [X25, X20,LSL #3]

(3957) 0x53a218 ADD	X20, X20, #1

(3957) 0x53a21c CMP	X23, X20

(3957) 0x53a220 B.NE	53a008

0x53a224 B	539b30

0x53a228 ADRP	X9,

0x53a22c ADRP	X10,

0x53a230 ADRP	X11,

0x53a234 ADD	X2, X9, #1480

0x53a238 ADD	X1, X10, #2384

0x53a23c LDR	X0, [X11, #1784]

0x53a240 BL	547050

0x53a244 ADRP	X12,

0x53a248 MOVZ	X3, #0

0x53a24c ADD	X0, X12, #1512

0x53a250 MOVZ	X2, #1

0x53a254 MOVZ	X1, #250

0x53a258 BL	54a840

0x53a25c B	5398d8

0x53a260 ADRP	X5,

0x53a264 ADRP	X6,

0x53a268 ADRP	X7,

0x53a26c ADD	X2, X5, #1600

0x53a270 ADD	X1, X6, #2384

0x53a274 LDR	X0, [X7, #1784]

0x53a278 BL	547050

0x53a27c ADRP	X8,

0x53a280 MOVZ	X3, #0

0x53a284 ADD	X0, X8, #1512

0x53a288 MOVZ	X2, #1

0x53a28c MOVZ	X1, #249

0x53a290 BL	54a840

0x53a294 B	5398cc

0x53a298 ADRP	X3,

0x53a29c ADRP	X2,

0x53a2a0 ADRP	X0,

0x53a2a4 ADD	X1, X3, #2384

0x53a2a8 ADD	X2, X2, #1040

0x53a2ac LDR	X0, [X0, #1784]

0x53a2b0 BL	547050

0x53a2b4 ADRP	X4,

0x53a2b8 MOVZ	X3, #0

0x53a2bc ADD	X0, X4, #1512

0x53a2c0 MOVZ	X2, #1

0x53a2c4 MOVZ	X1, #248

0x53a2c8 BL	54a840

0x53a2cc B	5398c0

0x53a2d0 FCMP	D14, D30

0x53a2d4 B.EQ	53abe0

0x53a2d8 FCMP	D14, D31

0x53a2dc B.NE	53b26c

0x53a2e0 CMP	X20, X23

0x53a2e4 B.GE	539b30

0x53a2e8 ADD	X13, X24, #8

0x53a2ec PTRUE	P0.B, VL16

(3951) 0x53a2f0 LDR	D14, [X26, X20,LSL #3]

(3951) 0x53a2f4 LDR	X3, [X24, X20,LSL #3]

(3951) 0x53a2f8 LDR	X18, [X13, X20,LSL #3]

(3951) 0x53a2fc FMUL	D7, D15, D14

(3951) 0x53a300 FNEG	D28, D7

(3951) 0x53a304 CMP	X3, X18

(3951) 0x53a308 B.GE	53a500

(3951) 0x53a30c SUB	X30, X18, X3

(3951) 0x53a310 SUB	X27, X30, #1

(3951) 0x53a314 CMP	X27, #3

(3951) 0x53a318 B.LS	53a48c

(3951) 0x53a31c UBFM	X4, X30, #2, #63

(3951) 0x53a320 ADD	X0, X22, X3,LSL #3

(3951) 0x53a324 DUP	Z17.D, #0

(3951) 0x53a328 ORR	Z31.D, Z17.D, Z17.D

(3951) 0x53a32c UBFM	X2, X4, #59, #58

(3951) 0x53a330 ADD	X10, X21, X3,LSL #3

(3951) 0x53a334 SUB	X5, X2, #32

(3951) 0x53a338 ADD	X6, X0, X4,LSL #5

(3951) 0x53a33c UBFM	X7, X5, #5, #63

(3951) 0x53a340 ADD	X8, X7, #1

(3951) 0x53a344 ANDS	X9, X8, #4160

(3951) 0x53a348 B.EQ	53a3e0

(3951) 0x53a34c CMP	X9, #1

(3951) 0x53a350 B.EQ	53a3b0

(3951) 0x53a354 CMP	X9, #2

(3951) 0x53a358 B.EQ	53a388

(3951) 0x53a35c LD1D	{Z19.D}, P0/Z, [X10, MUL VL]

(3951) 0x53a360 LD1D	{Z6.D}, P0/Z, [X0, MUL VL]

(3951) 0x53a364 LD1D	{Z26.D}, P0/Z, [X10, #1, MUL VL]

(3951) 0x53a368 LD1D	{Z5.D}, P0/Z, [X0, #1, MUL VL]

(3951) 0x53a36c ADD	X10, X10, #32

(3951) 0x53a370 ADD	X0, X0, #32

(3951) 0x53a374 LD1D	{Z2.D}, P0/Z, [X19, Z19.D,LSL #3]

(3951) 0x53a378 LD1D	{Z21.D}, P0/Z, [X19, Z26.D,LSL #3]

(3951) 0x53a37c MOVPRFX	Z31, Z17

(3951) 0x53a380 FMLS	Z31.D, P0/M, Z6.D, Z2.D

(3951) 0x53a384 FMLS	Z17.D, P0/M, Z5.D, Z21.D

(3951) 0x53a388 LD1D	{Z27.D}, P0/Z, [X10, MUL VL]

(3951) 0x53a38c LD1D	{Z30.D}, P0/Z, [X0, MUL VL]

(3951) 0x53a390 LD1D	{Z28.D}, P0/Z, [X10, #1, MUL VL]

(3951) 0x53a394 LD1D	{Z0.D}, P0/Z, [X0, #1, MUL VL]

(3951) 0x53a398 ADD	X10, X10, #32

(3951) 0x53a39c ADD	X0, X0, #32

(3951) 0x53a3a0 LD1D	{Z20.D}, P0/Z, [X19, Z27.D,LSL #3]

(3951) 0x53a3a4 LD1D	{Z24.D}, P0/Z, [X19, Z28.D,LSL #3]

(3951) 0x53a3a8 FMLS	Z31.D, P0/M, Z30.D, Z20.D

(3951) 0x53a3ac FMLS	Z17.D, P0/M, Z0.D, Z24.D

(3951) 0x53a3b0 LD1D	{Z22.D}, P0/Z, [X0, MUL VL]

(3951) 0x53a3b4 LD1D	{Z3.D}, P0/Z, [X0, #1, MUL VL]

(3951) 0x53a3b8 ADD	X0, X0, #32

(3951) 0x53a3bc LD1D	{Z1.D}, P0/Z, [X10, MUL VL]

(3951) 0x53a3c0 LD1D	{Z25.D}, P0/Z, [X10, #1, MUL VL]

(3951) 0x53a3c4 LD1D	{Z16.D}, P0/Z, [X19, Z1.D,LSL #3]

(3951) 0x53a3c8 LD1D	{Z18.D}, P0/Z, [X19, Z25.D,LSL #3]

(3951) 0x53a3cc ADD	X10, X10, #32

(3951) 0x53a3d0 FMLS	Z31.D, P0/M, Z22.D, Z16.D

(3951) 0x53a3d4 FMLS	Z17.D, P0/M, Z3.D, Z18.D

(3951) 0x53a3d8 CMP	X6, X0

(3951) 0x53a3dc B.EQ	53a470

  (3952) 0x53a3e0 LD1D	{Z29.D}, P0/Z, [X0, #2, MUL VL]

  (3952) 0x53a3e4 LD1D	{Z4.D}, P0/Z, [X0, #3, MUL VL]

  (3952) 0x53a3e8 LD1D	{Z14.D}, P0/Z, [X0, MUL VL]

  (3952) 0x53a3ec LD1D	{Z30.D}, P0/Z, [X0, #4, MUL VL]

  (3952) 0x53a3f0 LD1D	{Z28.D}, P0/Z, [X0, #6, MUL VL]

  (3952) 0x53a3f4 LD1D	{Z21.D}, P0/Z, [X0, #1, MUL VL]

  (3952) 0x53a3f8 LD1D	{Z20.D}, P0/Z, [X0, #5, MUL VL]

  (3952) 0x53a3fc LD1D	{Z22.D}, P0/Z, [X0, #7, MUL VL]

  (3952) 0x53a400 ADD	X0, X0, #128

  (3952) 0x53a404 LD1D	{Z23.D}, P0/Z, [X10, MUL VL]

  (3952) 0x53a408 LD1D	{Z6.D}, P0/Z, [X10, #2, MUL VL]

  (3952) 0x53a40c LD1D	{Z5.D}, P0/Z, [X10, #1, MUL VL]

  (3952) 0x53a410 LD1D	{Z27.D}, P0/Z, [X10, #3, MUL VL]

  (3952) 0x53a414 LD1D	{Z24.D}, P0/Z, [X10, #4, MUL VL]

  (3952) 0x53a418 LD1D	{Z1.D}, P0/Z, [X10, #6, MUL VL]

  (3952) 0x53a41c LD1D	{Z16.D}, P0/Z, [X10, #5, MUL VL]

  (3952) 0x53a420 LD1D	{Z19.D}, P0/Z, [X19, Z23.D,LSL #3]

  (3952) 0x53a424 LD1D	{Z26.D}, P0/Z, [X19, Z6.D,LSL #3]

  (3952) 0x53a428 FMLS	Z31.D, P0/M, Z14.D, Z19.D

  (3952) 0x53a42c LD1D	{Z2.D}, P0/Z, [X19, Z5.D,LSL #3]

  (3952) 0x53a430 FMLS	Z31.D, P0/M, Z29.D, Z26.D

  (3952) 0x53a434 FMLS	Z17.D, P0/M, Z21.D, Z2.D

  (3952) 0x53a438 LD1D	{Z29.D}, P0/Z, [X10, #7, MUL VL]

  (3952) 0x53a43c LD1D	{Z0.D}, P0/Z, [X19, Z27.D,LSL #3]

  (3952) 0x53a440 LD1D	{Z25.D}, P0/Z, [X19, Z24.D,LSL #3]

  (3952) 0x53a444 FMLS	Z17.D, P0/M, Z4.D, Z0.D

  (3952) 0x53a448 LD1D	{Z3.D}, P0/Z, [X19, Z1.D,LSL #3]

  (3952) 0x53a44c FMLS	Z31.D, P0/M, Z30.D, Z25.D

  (3952) 0x53a450 LD1D	{Z18.D}, P0/Z, [X19, Z16.D,LSL #3]

  (3952) 0x53a454 LD1D	{Z4.D}, P0/Z, [X19, Z29.D,LSL #3]

  (3952) 0x53a458 FMLS	Z17.D, P0/M, Z20.D, Z18.D

  (3952) 0x53a45c ADD	X10, X10, #128

  (3952) 0x53a460 FMLS	Z31.D, P0/M, Z28.D, Z3.D

  (3952) 0x53a464 FMLS	Z17.D, P0/M, Z22.D, Z4.D

  (3952) 0x53a468 CMP	X6, X0

  (3952) 0x53a46c B.NE	53a3e0

(3951) 0x53a470 AND	X11, X30, #8062

(3951) 0x53a474 FADD	Z17.D, Z31.D, Z17.D

(3951) 0x53a478 FADDV	D31, P0, Z17.D

(3951) 0x53a47c FSUB	D28, D31, S7

(3951) 0x53a480 ADD	X3, X3, X11

(3951) 0x53a484 ANDS	XZR, X30, #4160

(3951) 0x53a488 B.EQ	53a500

(3951) 0x53a48c UBFM	X12, X3, #61, #60

(3951) 0x53a490 ADD	X1, X3, #1

(3951) 0x53a494 LDR	X15, [X21, X12]

(3951) 0x53a498 LDR	D7, [X22, X12]

(3951) 0x53a49c LDR	D23, [X19, X15,LSL #3]

(3951) 0x53a4a0 FMSUB	D28, D7, D23, D28

(3951) 0x53a4a4 CMP	X18, X1

(3951) 0x53a4a8 B.LE	53a500

(3951) 0x53a4ac ADD	X16, X12, #8

(3951) 0x53a4b0 ADD	X1, X3, #2

(3951) 0x53a4b4 LDR	X14, [X21, X16]

(3951) 0x53a4b8 LDR	D14, [X22, X16]

(3951) 0x53a4bc LDR	D19, [X19, X14,LSL #3]

(3951) 0x53a4c0 FMSUB	D28, D14, D19, D28

(3951) 0x53a4c4 CMP	X18, X1

(3951) 0x53a4c8 B.LE	53a500

(3951) 0x53a4cc ADD	X17, X12, #16

(3951) 0x53a4d0 ADD	X30, X3, #3

(3951) 0x53a4d4 LDR	X27, [X21, X17]

(3951) 0x53a4d8 LDR	D6, [X22, X17]

(3951) 0x53a4dc LDR	D26, [X19, X27,LSL #3]

(3951) 0x53a4e0 FMSUB	D28, D6, D26, D28

(3951) 0x53a4e4 CMP	X18, X30

(3951) 0x53a4e8 B.LE	53a500

(3951) 0x53a4ec ADD	X18, X12, #24

(3951) 0x53a4f0 LDR	X4, [X21, X18]

(3951) 0x53a4f4 LDR	D30, [X22, X18]

(3951) 0x53a4f8 LDR	D5, [X19, X4,LSL #3]

(3951) 0x53a4fc FMSUB	D28, D30, D5, D28

(3951) 0x53a500 STR	D28, [X25, X20,LSL #3]

(3951) 0x53a504 ADD	X20, X20, #1

(3951) 0x53a508 CMP	X23, X20

(3951) 0x53a50c B.NE	53a2f0

0x53a510 B	539b30

0x53a514 CMP	X20, X23

0x53a518 B.GE	539b30

0x53a51c ADD	X13, X24, #8

0x53a520 PTRUE	P7.B, VL16

(3959) 0x53a524 LDR	D28, [X26, X20,LSL #3]

(3959) 0x53a528 LDR	X0, [X24, X20,LSL #3]

(3959) 0x53a52c LDR	X12, [X13, X20,LSL #3]

(3959) 0x53a530 FNEG	D1, D28

(3959) 0x53a534 CMP	X0, X12

(3959) 0x53a538 B.GE	53a730

(3959) 0x53a53c SUB	X16, X12, X0

(3959) 0x53a540 SUB	X14, X16, #1

(3959) 0x53a544 CMP	X14, #3

(3959) 0x53a548 B.LS	53a6bc

(3959) 0x53a54c UBFM	X15, X16, #2, #63

(3959) 0x53a550 ADD	X7, X21, X0,LSL #3

(3959) 0x53a554 DUP	Z14.D, #0

(3959) 0x53a558 ORR	Z30.D, Z14.D, Z14.D

(3959) 0x53a55c UBFM	X17, X15, #59, #58

(3959) 0x53a560 ADD	X2, X22, X0,LSL #3

(3959) 0x53a564 SUB	X27, X17, #32

(3959) 0x53a568 ADD	X18, X7, X15,LSL #5

(3959) 0x53a56c UBFM	X30, X27, #5, #63

(3959) 0x53a570 ADD	X6, X30, #1

(3959) 0x53a574 ANDS	X5, X6, #4160

(3959) 0x53a578 B.EQ	53a610

(3959) 0x53a57c CMP	X5, #1

(3959) 0x53a580 B.EQ	53a5e0

(3959) 0x53a584 CMP	X5, #2

(3959) 0x53a588 B.EQ	53a5b8

(3959) 0x53a58c LD1D	{Z18.D}, P7/Z, [X7, MUL VL]

(3959) 0x53a590 LD1D	{Z23.D}, P7/Z, [X2, MUL VL]

(3959) 0x53a594 LD1D	{Z20.D}, P7/Z, [X7, #1, MUL VL]

(3959) 0x53a598 LD1D	{Z5.D}, P7/Z, [X2, #1, MUL VL]

(3959) 0x53a59c ADD	X7, X7, #32

(3959) 0x53a5a0 ADD	X2, X2, #32

(3959) 0x53a5a4 LD1D	{Z1.D}, P7/Z, [X19, Z18.D,LSL #3]

(3959) 0x53a5a8 LD1D	{Z7.D}, P7/Z, [X19, Z20.D,LSL #3]

(3959) 0x53a5ac MOVPRFX	Z30, Z14

(3959) 0x53a5b0 FMLA	Z30.D, P7/M, Z1.D, Z23.D

(3959) 0x53a5b4 FMLA	Z14.D, P7/M, Z7.D, Z5.D

(3959) 0x53a5b8 LD1D	{Z21.D}, P7/Z, [X7, MUL VL]

(3959) 0x53a5bc LD1D	{Z19.D}, P7/Z, [X2, MUL VL]

(3959) 0x53a5c0 LD1D	{Z27.D}, P7/Z, [X7, #1, MUL VL]

(3959) 0x53a5c4 LD1D	{Z16.D}, P7/Z, [X2, #1, MUL VL]

(3959) 0x53a5c8 ADD	X7, X7, #32

(3959) 0x53a5cc ADD	X2, X2, #32

(3959) 0x53a5d0 LD1D	{Z17.D}, P7/Z, [X19, Z21.D,LSL #3]

(3959) 0x53a5d4 LD1D	{Z0.D}, P7/Z, [X19, Z27.D,LSL #3]

(3959) 0x53a5d8 FMLA	Z30.D, P7/M, Z17.D, Z19.D

(3959) 0x53a5dc FMLA	Z14.D, P7/M, Z0.D, Z16.D

(3959) 0x53a5e0 LD1D	{Z25.D}, P7/Z, [X7, MUL VL]

(3959) 0x53a5e4 LD1D	{Z24.D}, P7/Z, [X7, #1, MUL VL]

(3959) 0x53a5e8 ADD	X7, X7, #32

(3959) 0x53a5ec LD1D	{Z4.D}, P7/Z, [X2, MUL VL]

(3959) 0x53a5f0 LD1D	{Z3.D}, P7/Z, [X2, #1, MUL VL]

(3959) 0x53a5f4 LD1D	{Z2.D}, P7/Z, [X19, Z25.D,LSL #3]

(3959) 0x53a5f8 LD1D	{Z22.D}, P7/Z, [X19, Z24.D,LSL #3]

(3959) 0x53a5fc ADD	X2, X2, #32

(3959) 0x53a600 FMLA	Z30.D, P7/M, Z2.D, Z4.D

(3959) 0x53a604 FMLA	Z14.D, P7/M, Z22.D, Z3.D

(3959) 0x53a608 CMP	X18, X7

(3959) 0x53a60c B.EQ	53a6a0

  (3960) 0x53a610 LD1D	{Z6.D}, P7/Z, [X7, MUL VL]

  (3960) 0x53a614 LD1D	{Z31.D}, P7/Z, [X7, #2, MUL VL]

  (3960) 0x53a618 LD1D	{Z23.D}, P7/Z, [X7, #4, MUL VL]

  (3960) 0x53a61c LD1D	{Z20.D}, P7/Z, [X7, #1, MUL VL]

  (3960) 0x53a620 LD1D	{Z7.D}, P7/Z, [X7, #6, MUL VL]

  (3960) 0x53a624 LD1D	{Z1.D}, P7/Z, [X7, #3, MUL VL]

  (3960) 0x53a628 LD1D	{Z18.D}, P7/Z, [X7, #5, MUL VL]

  (3960) 0x53a62c LD1D	{Z16.D}, P7/Z, [X7, #7, MUL VL]

  (3960) 0x53a630 ADD	X7, X7, #128

  (3960) 0x53a634 LD1D	{Z29.D}, P7/Z, [X19, Z6.D,LSL #3]

  (3960) 0x53a638 LD1D	{Z15.D}, P7/Z, [X2, MUL VL]

  (3960) 0x53a63c LD1D	{Z26.D}, P7/Z, [X2, #1, MUL VL]

  (3960) 0x53a640 LD1D	{Z21.D}, P7/Z, [X2, #2, MUL VL]

  (3960) 0x53a644 LD1D	{Z27.D}, P7/Z, [X2, #4, MUL VL]

  (3960) 0x53a648 LD1D	{Z24.D}, P7/Z, [X2, #6, MUL VL]

  (3960) 0x53a64c LD1D	{Z2.D}, P7/Z, [X2, #3, MUL VL]

  (3960) 0x53a650 LD1D	{Z22.D}, P7/Z, [X2, #5, MUL VL]

  (3960) 0x53a654 LD1D	{Z6.D}, P7/Z, [X2, #7, MUL VL]

  (3960) 0x53a658 FMLA	Z30.D, P7/M, Z29.D, Z15.D

  (3960) 0x53a65c LD1D	{Z5.D}, P7/Z, [X19, Z31.D,LSL #3]

  (3960) 0x53a660 LD1D	{Z19.D}, P7/Z, [X19, Z23.D,LSL #3]

  (3960) 0x53a664 FMLA	Z30.D, P7/M, Z5.D, Z21.D

  (3960) 0x53a668 LD1D	{Z17.D}, P7/Z, [X19, Z20.D,LSL #3]

  (3960) 0x53a66c FMLA	Z30.D, P7/M, Z19.D, Z27.D

  (3960) 0x53a670 FMLA	Z14.D, P7/M, Z17.D, Z26.D

  (3960) 0x53a674 LD1D	{Z25.D}, P7/Z, [X19, Z7.D,LSL #3]

  (3960) 0x53a678 LD1D	{Z0.D}, P7/Z, [X19, Z1.D,LSL #3]

  (3960) 0x53a67c LD1D	{Z4.D}, P7/Z, [X19, Z18.D,LSL #3]

  (3960) 0x53a680 FMLA	Z14.D, P7/M, Z0.D, Z2.D

  (3960) 0x53a684 LD1D	{Z3.D}, P7/Z, [X19, Z16.D,LSL #3]

  (3960) 0x53a688 FMLA	Z14.D, P7/M, Z4.D, Z22.D

  (3960) 0x53a68c ADD	X2, X2, #128

  (3960) 0x53a690 FMLA	Z30.D, P7/M, Z25.D, Z24.D

  (3960) 0x53a694 FMLA	Z14.D, P7/M, Z3.D, Z6.D

  (3960) 0x53a698 CMP	X18, X7

  (3960) 0x53a69c B.NE	53a610

(3959) 0x53a6a0 AND	X4, X16, #8062

(3959) 0x53a6a4 FADD	Z14.D, Z14.D, Z30.D

(3959) 0x53a6a8 FADDV	D30, P7, Z14.D

(3959) 0x53a6ac FSUB	D1, D30, S28

(3959) 0x53a6b0 ADD	X0, X0, X4

(3959) 0x53a6b4 ANDS	XZR, X16, #4160

(3959) 0x53a6b8 B.EQ	53a730

(3959) 0x53a6bc UBFM	X1, X0, #61, #60

(3959) 0x53a6c0 ADD	X8, X0, #1

(3959) 0x53a6c4 LDR	X11, [X21, X1]

(3959) 0x53a6c8 LDR	D28, [X22, X1]

(3959) 0x53a6cc LDR	D29, [X19, X11,LSL #3]

(3959) 0x53a6d0 FMADD	D1, D28, D29, D1

(3959) 0x53a6d4 CMP	X12, X8

(3959) 0x53a6d8 B.LE	53a730

(3959) 0x53a6dc ADD	X10, X1, #8

(3959) 0x53a6e0 ADD	X2, X0, #2

(3959) 0x53a6e4 LDR	X3, [X21, X10]

(3959) 0x53a6e8 LDR	D15, [X22, X10]

(3959) 0x53a6ec LDR	D31, [X19, X3,LSL #3]

(3959) 0x53a6f0 FMADD	D1, D15, D31, D1

(3959) 0x53a6f4 CMP	X12, X2

(3959) 0x53a6f8 B.LE	53a730

(3959) 0x53a6fc ADD	X9, X1, #16

(3959) 0x53a700 ADD	X16, X0, #3

(3959) 0x53a704 LDR	X14, [X21, X9]

(3959) 0x53a708 LDR	D23, [X22, X9]

(3959) 0x53a70c LDR	D20, [X19, X14,LSL #3]

(3959) 0x53a710 FMADD	D1, D23, D20, D1

(3959) 0x53a714 CMP	X16, X12

(3959) 0x53a718 B.GE	53a730

(3959) 0x53a71c ADD	X12, X1, #24

(3959) 0x53a720 LDR	X15, [X21, X12]

(3959) 0x53a724 LDR	D26, [X22, X12]

(3959) 0x53a728 LDR	D7, [X19, X15,LSL #3]

(3959) 0x53a72c FMADD	D1, D7, D26, D1

(3959) 0x53a730 STR	D1, [X25, X20,LSL #3]

(3959) 0x53a734 ADD	X20, X20, #1

(3959) 0x53a738 CMP	X23, X20

(3959) 0x53a73c B.NE	53a524

0x53a740 LDR	X27, [SP, #80]

0x53a744 LDP	X19, X20, [SP, #16]

0x53a748 LDP	X21, X22, [SP, #32]

0x53a74c LDP	X23, X24, [SP, #48]

0x53a750 LDP	X25, X26, [SP, #64]

0x53a754 LDP	D14, D15, [SP, #96]

0x53a758 LDP	X29, X30, [SP], #112

0x53a75c RET

(3937) 0x53a760 CMP	X20, X23

(3937) 0x53a764 B.GE	539b30

(3937) 0x53a768 ADD	X26, X24, #8

(3937) 0x53a76c LDR	X13, [X24, X20,LSL #3]

(3937) 0x53a770 PTRUE	P0.B, VL16

(3937) 0x53a774 LDR	X17, [X26, X20,LSL #3]

(3937) 0x53a778 CMP	X13, X17

(3937) 0x53a77c B.GE	53a994

  (3938) 0x53a780 SUB	X27, X17, X13

  (3938) 0x53a784 SUB	X18, X27, #1

  (3938) 0x53a788 CMP	X18, #3

  (3938) 0x53a78c B.LS	53a9a4

  (3938) 0x53a790 UBFM	X30, X27, #2, #63

  (3938) 0x53a794 ADD	X1, X21, X13,LSL #3

  (3938) 0x53a798 DUP	Z21.D, #0

  (3938) 0x53a79c ORR	Z24.D, Z21.D, Z21.D

  (3938) 0x53a7a0 UBFM	X6, X30, #59, #58

  (3938) 0x53a7a4 ADD	X11, X22, X13,LSL #3

  (3938) 0x53a7a8 SUB	X5, X6, #32

  (3938) 0x53a7ac ADD	X7, X1, X30,LSL #5

  (3938) 0x53a7b0 UBFM	X4, X5, #5, #63

  (3938) 0x53a7b4 ADD	X0, X4, #1

  (3938) 0x53a7b8 ANDS	X8, X0, #4160

  (3938) 0x53a7bc B.EQ	53a854

  (3938) 0x53a7c0 CMP	X8, #1

  (3938) 0x53a7c4 B.EQ	53a824

  (3938) 0x53a7c8 CMP	X8, #2

  (3938) 0x53a7cc B.EQ	53a7fc

  (3938) 0x53a7d0 LD1D	{Z19.D}, P0/Z, [X1, MUL VL]

  (3938) 0x53a7d4 LD1D	{Z27.D}, P0/Z, [X11, MUL VL]

  (3938) 0x53a7d8 LD1D	{Z5.D}, P0/Z, [X1, #1, MUL VL]

  (3938) 0x53a7dc LD1D	{Z17.D}, P0/Z, [X11, #1, MUL VL]

  (3938) 0x53a7e0 ADD	X1, X1, #32

  (3938) 0x53a7e4 ADD	X11, X11, #32

  (3938) 0x53a7e8 LD1D	{Z25.D}, P0/Z, [X19, Z19.D,LSL #3]

  (3938) 0x53a7ec LD1D	{Z0.D}, P0/Z, [X19, Z5.D,LSL #3]

  (3938) 0x53a7f0 MOVPRFX	Z24, Z21

  (3938) 0x53a7f4 FMLA	Z24.D, P0/M, Z25.D, Z27.D

  (3938) 0x53a7f8 FMLA	Z21.D, P0/M, Z0.D, Z17.D

  (3938) 0x53a7fc LD1D	{Z2.D}, P0/Z, [X1, MUL VL]

  (3938) 0x53a800 LD1D	{Z22.D}, P0/Z, [X11, MUL VL]

  (3938) 0x53a804 LD1D	{Z3.D}, P0/Z, [X1, #1, MUL VL]

  (3938) 0x53a808 LD1D	{Z6.D}, P0/Z, [X11, #1, MUL VL]

  (3938) 0x53a80c ADD	X1, X1, #32

  (3938) 0x53a810 ADD	X11, X11, #32

  (3938) 0x53a814 LD1D	{Z30.D}, P0/Z, [X19, Z2.D,LSL #3]

  (3938) 0x53a818 LD1D	{Z4.D}, P0/Z, [X19, Z3.D,LSL #3]

  (3938) 0x53a81c FMLA	Z24.D, P0/M, Z30.D, Z22.D

  (3938) 0x53a820 FMLA	Z21.D, P0/M, Z4.D, Z6.D

  (3938) 0x53a824 LD1D	{Z28.D}, P0/Z, [X1, MUL VL]

  (3938) 0x53a828 LD1D	{Z29.D}, P0/Z, [X1, #1, MUL VL]

  (3938) 0x53a82c ADD	X1, X1, #32

  (3938) 0x53a830 LD1D	{Z31.D}, P0/Z, [X11, MUL VL]

  (3938) 0x53a834 LD1D	{Z20.D}, P0/Z, [X11, #1, MUL VL]

  (3938) 0x53a838 LD1D	{Z15.D}, P0/Z, [X19, Z28.D,LSL #3]

  (3938) 0x53a83c LD1D	{Z23.D}, P0/Z, [X19, Z29.D,LSL #3]

  (3938) 0x53a840 ADD	X11, X11, #32

  (3938) 0x53a844 FMLA	Z24.D, P0/M, Z15.D, Z31.D

  (3938) 0x53a848 FMLA	Z21.D, P0/M, Z23.D, Z20.D

  (3938) 0x53a84c CMP	X7, X1

  (3938) 0x53a850 B.EQ	53a8e4

    (3939) 0x53a854 LD1D	{Z26.D}, P0/Z, [X1, MUL VL]

    (3939) 0x53a858 LD1D	{Z16.D}, P0/Z, [X1, #1, MUL VL]

    (3939) 0x53a85c LD1D	{Z19.D}, P0/Z, [X1, #4, MUL VL]

    (3939) 0x53a860 LD1D	{Z25.D}, P0/Z, [X1, #2, MUL VL]

    (3939) 0x53a864 LD1D	{Z2.D}, P0/Z, [X1, #3, MUL VL]

    (3939) 0x53a868 LD1D	{Z3.D}, P0/Z, [X1, #5, MUL VL]

    (3939) 0x53a86c LD1D	{Z28.D}, P0/Z, [X1, #7, MUL VL]

    (3939) 0x53a870 LD1D	{Z29.D}, P0/Z, [X1, #6, MUL VL]

    (3939) 0x53a874 ADD	X1, X1, #128

    (3939) 0x53a878 LD1D	{Z7.D}, P0/Z, [X19, Z26.D,LSL #3]

    (3939) 0x53a87c LD1D	{Z1.D}, P0/Z, [X11, MUL VL]

    (3939) 0x53a880 LD1D	{Z18.D}, P0/Z, [X11, #2, MUL VL]

    (3939) 0x53a884 LD1D	{Z5.D}, P0/Z, [X11, #1, MUL VL]

    (3939) 0x53a888 LD1D	{Z17.D}, P0/Z, [X11, #5, MUL VL]

    (3939) 0x53a88c LD1D	{Z6.D}, P0/Z, [X11, #3, MUL VL]

    (3939) 0x53a890 LD1D	{Z15.D}, P0/Z, [X11, #4, MUL VL]

    (3939) 0x53a894 LD1D	{Z23.D}, P0/Z, [X11, #6, MUL VL]

    (3939) 0x53a898 LD1D	{Z26.D}, P0/Z, [X11, #7, MUL VL]

    (3939) 0x53a89c FMLA	Z24.D, P0/M, Z7.D, Z1.D

    (3939) 0x53a8a0 LD1D	{Z27.D}, P0/Z, [X19, Z16.D,LSL #3]

    (3939) 0x53a8a4 LD1D	{Z22.D}, P0/Z, [X19, Z19.D,LSL #3]

    (3939) 0x53a8a8 LD1D	{Z0.D}, P0/Z, [X19, Z25.D,LSL #3]

    (3939) 0x53a8ac FMLA	Z21.D, P0/M, Z27.D, Z5.D

    (3939) 0x53a8b0 FMLA	Z24.D, P0/M, Z0.D, Z18.D

    (3939) 0x53a8b4 LD1D	{Z30.D}, P0/Z, [X19, Z2.D,LSL #3]

    (3939) 0x53a8b8 LD1D	{Z4.D}, P0/Z, [X19, Z3.D,LSL #3]

    (3939) 0x53a8bc FMLA	Z21.D, P0/M, Z30.D, Z6.D

    (3939) 0x53a8c0 LD1D	{Z31.D}, P0/Z, [X19, Z29.D,LSL #3]

    (3939) 0x53a8c4 FMLA	Z21.D, P0/M, Z4.D, Z17.D

    (3939) 0x53a8c8 FMLA	Z24.D, P0/M, Z22.D, Z15.D

    (3939) 0x53a8cc LD1D	{Z20.D}, P0/Z, [X19, Z28.D,LSL #3]

    (3939) 0x53a8d0 ADD	X11, X11, #128

    (3939) 0x53a8d4 FMLA	Z24.D, P0/M, Z31.D, Z23.D

    (3939) 0x53a8d8 FMLA	Z21.D, P0/M, Z20.D, Z26.D

    (3939) 0x53a8dc CMP	X7, X1

    (3939) 0x53a8e0 B.NE	53a854

  (3938) 0x53a8e4 AND	X10, X27, #8062

  (3938) 0x53a8e8 FADD	Z21.D, Z21.D, Z24.D

  (3938) 0x53a8ec FADDV	D24, P0, Z21.D

  (3938) 0x53a8f0 ADD	X13, X13, X10

  (3938) 0x53a8f4 ANDS	XZR, X27, #4160

  (3938) 0x53a8f8 B.EQ	53a970

  (3938) 0x53a8fc UBFM	X9, X13, #61, #60

  (3938) 0x53a900 ADD	X2, X13, #1

  (3938) 0x53a904 LDR	X3, [X21, X9]

  (3938) 0x53a908 LDR	D7, [X22, X9]

  (3938) 0x53a90c LDR	D1, [X19, X3,LSL #3]

  (3938) 0x53a910 FMADD	D24, D1, D7, D24

  (3938) 0x53a914 CMP	X2, X17

  (3938) 0x53a918 B.GE	53a970

  (3938) 0x53a91c ADD	X16, X9, #8

  (3938) 0x53a920 ADD	X2, X13, #2

  (3938) 0x53a924 LDR	X14, [X21, X16]

  (3938) 0x53a928 LDR	D18, [X22, X16]

  (3938) 0x53a92c LDR	D16, [X19, X14,LSL #3]

  (3938) 0x53a930 FMADD	D24, D16, D18, D24

  (3938) 0x53a934 CMP	X2, X17

  (3938) 0x53a938 B.GE	53a970

  (3938) 0x53a93c ADD	X12, X9, #16

  (3938) 0x53a940 ADD	X15, X13, #3

  (3938) 0x53a944 LDR	X13, [X21, X12]

  (3938) 0x53a948 LDR	D19, [X22, X12]

  (3938) 0x53a94c LDR	D27, [X19, X13,LSL #3]

  (3938) 0x53a950 FMADD	D24, D19, D27, D24

  (3938) 0x53a954 CMP	X17, X15

  (3938) 0x53a958 B.LE	53a970

  (3938) 0x53a95c ADD	X17, X9, #24

  (3938) 0x53a960 LDR	X27, [X21, X17]

  (3938) 0x53a964 LDR	D5, [X22, X17]

  (3938) 0x53a968 LDR	D17, [X19, X27,LSL #3]

  (3938) 0x53a96c FMADD	D24, D17, D5, D24

  (3938) 0x53a970 FMUL	D25, D14, D24

  (3938) 0x53a974 STR	D25, [X25, X20,LSL #3]

  (3938) 0x53a978 ADD	X20, X20, #1

  (3938) 0x53a97c CMP	X23, X20

  (3938) 0x53a980 B.EQ	539b30

  (3938) 0x53a984 LDR	X13, [X24, X20,LSL #3]

  (3938) 0x53a988 LDR	X17, [X26, X20,LSL #3]

  (3938) 0x53a98c CMP	X13, X17

  (3938) 0x53a990 B.LT	53a780

  (3940) 0x53a994 MOVI	D25, #0

  (3940) 0x53a998 B	53a974

  (3944) 0x53a99c MOVI	D31, #0

  (3944) 0x53a9a0 B	539cfc

  (3938) 0x53a9a4 MOVI	D24, #0

  (3938) 0x53a9a8 B	53a8fc

  (3941) 0x53a9ac MOVI	D30, #0

  (3941) 0x53a9b0 B	539f40

0x53a9b4 CMP	X20, X23

0x53a9b8 B.GE	539b30

0x53a9bc ADD	X13, X24, #8

0x53a9c0 PTRUE	P6.B, VL16

(3961) 0x53a9c4 LDR	X2, [X24, X20,LSL #3]

(3961) 0x53a9c8 LDR	X10, [X13, X20,LSL #3]

(3961) 0x53a9cc LDR	D31, [X26, X20,LSL #3]

(3961) 0x53a9d0 CMP	X2, X10

(3961) 0x53a9d4 B.GE	53abcc

(3961) 0x53a9d8 SUB	X11, X10, X2

(3961) 0x53a9dc SUB	X3, X11, #1

(3961) 0x53a9e0 CMP	X3, #3

(3961) 0x53a9e4 B.LS	53ab58

(3961) 0x53a9e8 UBFM	X9, X11, #2, #63

(3961) 0x53a9ec ADD	X0, X21, X2,LSL #3

(3961) 0x53a9f0 DUP	Z14.D, #0

(3961) 0x53a9f4 ORR	Z30.D, Z14.D, Z14.D

(3961) 0x53a9f8 UBFM	X12, X9, #59, #58

(3961) 0x53a9fc ADD	X18, X22, X2,LSL #3

(3961) 0x53aa00 SUB	X16, X12, #32

(3961) 0x53aa04 ADD	X14, X0, X9,LSL #5

(3961) 0x53aa08 UBFM	X15, X16, #5, #63

(3961) 0x53aa0c ADD	X17, X15, #1

(3961) 0x53aa10 ANDS	X27, X17, #4160

(3961) 0x53aa14 B.EQ	53aaac

(3961) 0x53aa18 CMP	X27, #1

(3961) 0x53aa1c B.EQ	53aa7c

(3961) 0x53aa20 CMP	X27, #2

(3961) 0x53aa24 B.EQ	53aa54

(3961) 0x53aa28 LD1D	{Z22.D}, P6/Z, [X0, MUL VL]

(3961) 0x53aa2c LD1D	{Z23.D}, P6/Z, [X18, MUL VL]

(3961) 0x53aa30 LD1D	{Z6.D}, P6/Z, [X0, #1, MUL VL]

(3961) 0x53aa34 LD1D	{Z29.D}, P6/Z, [X18, #1, MUL VL]

(3961) 0x53aa38 ADD	X0, X0, #32

(3961) 0x53aa3c ADD	X18, X18, #32

(3961) 0x53aa40 LD1D	{Z15.D}, P6/Z, [X19, Z22.D,LSL #3]

(3961) 0x53aa44 LD1D	{Z28.D}, P6/Z, [X19, Z6.D,LSL #3]

(3961) 0x53aa48 MOVPRFX	Z30, Z14

(3961) 0x53aa4c FMLS	Z30.D, P6/M, Z15.D, Z23.D

(3961) 0x53aa50 FMLS	Z14.D, P6/M, Z28.D, Z29.D

(3961) 0x53aa54 LD1D	{Z26.D}, P6/Z, [X0, MUL VL]

(3961) 0x53aa58 LD1D	{Z20.D}, P6/Z, [X18, MUL VL]

(3961) 0x53aa5c LD1D	{Z5.D}, P6/Z, [X0, #1, MUL VL]

(3961) 0x53aa60 LD1D	{Z1.D}, P6/Z, [X18, #1, MUL VL]

(3961) 0x53aa64 ADD	X0, X0, #32

(3961) 0x53aa68 ADD	X18, X18, #32

(3961) 0x53aa6c LD1D	{Z7.D}, P6/Z, [X19, Z26.D,LSL #3]

(3961) 0x53aa70 LD1D	{Z21.D}, P6/Z, [X19, Z5.D,LSL #3]

(3961) 0x53aa74 FMLS	Z30.D, P6/M, Z7.D, Z20.D

(3961) 0x53aa78 FMLS	Z14.D, P6/M, Z21.D, Z1.D

(3961) 0x53aa7c LD1D	{Z19.D}, P6/Z, [X0, MUL VL]

(3961) 0x53aa80 LD1D	{Z17.D}, P6/Z, [X0, #1, MUL VL]

(3961) 0x53aa84 ADD	X0, X0, #32

(3961) 0x53aa88 LD1D	{Z16.D}, P6/Z, [X18, MUL VL]

(3961) 0x53aa8c LD1D	{Z25.D}, P6/Z, [X18, #1, MUL VL]

(3961) 0x53aa90 LD1D	{Z27.D}, P6/Z, [X19, Z19.D,LSL #3]

(3961) 0x53aa94 LD1D	{Z0.D}, P6/Z, [X19, Z17.D,LSL #3]

(3961) 0x53aa98 ADD	X18, X18, #32

(3961) 0x53aa9c FMLS	Z30.D, P6/M, Z27.D, Z16.D

(3961) 0x53aaa0 FMLS	Z14.D, P6/M, Z0.D, Z25.D

(3961) 0x53aaa4 CMP	X14, X0

(3961) 0x53aaa8 B.EQ	53ab3c

  (3962) 0x53aaac LD1D	{Z24.D}, P6/Z, [X0, MUL VL]

  (3962) 0x53aab0 LD1D	{Z3.D}, P6/Z, [X0, #2, MUL VL]

  (3962) 0x53aab4 LD1D	{Z22.D}, P6/Z, [X0, #4, MUL VL]

  (3962) 0x53aab8 LD1D	{Z6.D}, P6/Z, [X0, #1, MUL VL]

  (3962) 0x53aabc LD1D	{Z15.D}, P6/Z, [X0, #6, MUL VL]

  (3962) 0x53aac0 LD1D	{Z26.D}, P6/Z, [X0, #3, MUL VL]

  (3962) 0x53aac4 LD1D	{Z18.D}, P6/Z, [X0, #5, MUL VL]

  (3962) 0x53aac8 LD1D	{Z23.D}, P6/Z, [X0, #7, MUL VL]

  (3962) 0x53aacc ADD	X0, X0, #128

  (3962) 0x53aad0 LD1D	{Z2.D}, P6/Z, [X18, MUL VL]

  (3962) 0x53aad4 LD1D	{Z4.D}, P6/Z, [X19, Z24.D,LSL #3]

  (3962) 0x53aad8 LD1D	{Z29.D}, P6/Z, [X18, #1, MUL VL]

  (3962) 0x53aadc LD1D	{Z20.D}, P6/Z, [X18, #2, MUL VL]

  (3962) 0x53aae0 LD1D	{Z1.D}, P6/Z, [X18, #4, MUL VL]

  (3962) 0x53aae4 LD1D	{Z19.D}, P6/Z, [X18, #6, MUL VL]

  (3962) 0x53aae8 LD1D	{Z16.D}, P6/Z, [X18, #3, MUL VL]

  (3962) 0x53aaec LD1D	{Z0.D}, P6/Z, [X18, #5, MUL VL]

  (3962) 0x53aaf0 LD1D	{Z24.D}, P6/Z, [X18, #7, MUL VL]

  (3962) 0x53aaf4 FMLS	Z30.D, P6/M, Z4.D, Z2.D

  (3962) 0x53aaf8 LD1D	{Z28.D}, P6/Z, [X19, Z3.D,LSL #3]

  (3962) 0x53aafc LD1D	{Z5.D}, P6/Z, [X19, Z22.D,LSL #3]

  (3962) 0x53ab00 FMLS	Z30.D, P6/M, Z28.D, Z20.D

  (3962) 0x53ab04 LD1D	{Z7.D}, P6/Z, [X19, Z6.D,LSL #3]

  (3962) 0x53ab08 FMLS	Z30.D, P6/M, Z5.D, Z1.D

  (3962) 0x53ab0c FMLS	Z14.D, P6/M, Z7.D, Z29.D

  (3962) 0x53ab10 LD1D	{Z21.D}, P6/Z, [X19, Z15.D,LSL #3]

  (3962) 0x53ab14 LD1D	{Z27.D}, P6/Z, [X19, Z26.D,LSL #3]

  (3962) 0x53ab18 LD1D	{Z17.D}, P6/Z, [X19, Z18.D,LSL #3]

  (3962) 0x53ab1c FMLS	Z14.D, P6/M, Z27.D, Z16.D

  (3962) 0x53ab20 LD1D	{Z25.D}, P6/Z, [X19, Z23.D,LSL #3]

  (3962) 0x53ab24 FMLS	Z14.D, P6/M, Z17.D, Z0.D

  (3962) 0x53ab28 ADD	X18, X18, #128

  (3962) 0x53ab2c FMLS	Z30.D, P6/M, Z21.D, Z19.D

  (3962) 0x53ab30 FMLS	Z14.D, P6/M, Z25.D, Z24.D

  (3962) 0x53ab34 CMP	X14, X0

  (3962) 0x53ab38 B.NE	53aaac

(3961) 0x53ab3c AND	X30, X11, #8062

(3961) 0x53ab40 FADD	Z14.D, Z14.D, Z30.D

(3961) 0x53ab44 FADDV	D30, P6, Z14.D

(3961) 0x53ab48 FADD	D31, D31, D30

(3961) 0x53ab4c ADD	X2, X2, X30

(3961) 0x53ab50 ANDS	XZR, X11, #4160

(3961) 0x53ab54 B.EQ	53abcc

(3961) 0x53ab58 UBFM	X6, X2, #61, #60

(3961) 0x53ab5c ADD	X1, X2, #1

(3961) 0x53ab60 LDR	X5, [X21, X6]

(3961) 0x53ab64 LDR	D2, [X22, X6]

(3961) 0x53ab68 LDR	D4, [X19, X5,LSL #3]

(3961) 0x53ab6c FMSUB	D31, D2, D4, D31

(3961) 0x53ab70 CMP	X1, X10

(3961) 0x53ab74 B.GE	53abcc

(3961) 0x53ab78 ADD	X7, X6, #8

(3961) 0x53ab7c ADD	X1, X2, #2

(3961) 0x53ab80 LDR	X4, [X21, X7]

(3961) 0x53ab84 LDR	D22, [X22, X7]

(3961) 0x53ab88 LDR	D3, [X19, X4,LSL #3]

(3961) 0x53ab8c FMSUB	D31, D3, D22, D31

(3961) 0x53ab90 CMP	X10, X1

(3961) 0x53ab94 B.LE	53abcc

(3961) 0x53ab98 ADD	X8, X6, #16

(3961) 0x53ab9c ADD	X11, X2, #3

(3961) 0x53aba0 LDR	X3, [X21, X8]

(3961) 0x53aba4 LDR	D6, [X22, X8]

(3961) 0x53aba8 LDR	D29, [X19, X3,LSL #3]

(3961) 0x53abac FMSUB	D31, D29, D6, D31

(3961) 0x53abb0 CMP	X10, X11

(3961) 0x53abb4 B.LE	53abcc

(3961) 0x53abb8 ADD	X10, X6, #24

(3961) 0x53abbc LDR	X9, [X21, X10]

(3961) 0x53abc0 LDR	D15, [X22, X10]

(3961) 0x53abc4 LDR	D26, [X19, X9,LSL #3]

(3961) 0x53abc8 FMSUB	D31, D26, D15, D31

(3961) 0x53abcc STR	D31, [X25, X20,LSL #3]

(3961) 0x53abd0 ADD	X20, X20, #1

(3961) 0x53abd4 CMP	X23, X20

(3961) 0x53abd8 B.NE	53a9c4

0x53abdc B	539b30

0x53abe0 CMP	X20, X23

0x53abe4 B.GE	539b30

0x53abe8 ADD	X13, X24, #8

0x53abec PTRUE	P1.B, VL16

(3947) 0x53abf0 LDR	D2, [X26, X20,LSL #3]

(3947) 0x53abf4 LDR	X2, [X24, X20,LSL #3]

(3947) 0x53abf8 LDR	X5, [X13, X20,LSL #3]

(3947) 0x53abfc FMUL	D27, D15, D2

(3947) 0x53ac00 CMP	X2, X5

(3947) 0x53ac04 B.GE	53adfc

(3947) 0x53ac08 SUB	X6, X5, X2

(3947) 0x53ac0c SUB	X7, X6, #1

(3947) 0x53ac10 CMP	X7, #3

(3947) 0x53ac14 B.LS	53ad88

(3947) 0x53ac18 UBFM	X8, X6, #2, #63

(3947) 0x53ac1c ADD	X0, X22, X2,LSL #3

(3947) 0x53ac20 DUP	Z25.D, #0

(3947) 0x53ac24 ORR	Z3.D, Z25.D, Z25.D

(3947) 0x53ac28 UBFM	X9, X8, #59, #58

(3947) 0x53ac2c ADD	X16, X21, X2,LSL #3

(3947) 0x53ac30 SUB	X10, X9, #32

(3947) 0x53ac34 ADD	X11, X0, X8,LSL #5

(3947) 0x53ac38 UBFM	X3, X10, #5, #63

(3947) 0x53ac3c ADD	X12, X3, #1

(3947) 0x53ac40 ANDS	X15, X12, #4160

(3947) 0x53ac44 B.EQ	53acdc

(3947) 0x53ac48 CMP	X15, #1

(3947) 0x53ac4c B.EQ	53acac

(3947) 0x53ac50 CMP	X15, #2

(3947) 0x53ac54 B.EQ	53ac84

(3947) 0x53ac58 LD1D	{Z0.D}, P1/Z, [X16, MUL VL]

(3947) 0x53ac5c LD1D	{Z20.D}, P1/Z, [X0, MUL VL]

(3947) 0x53ac60 LD1D	{Z21.D}, P1/Z, [X16, #1, MUL VL]

(3947) 0x53ac64 LD1D	{Z24.D}, P1/Z, [X0, #1, MUL VL]

(3947) 0x53ac68 ADD	X16, X16, #32

(3947) 0x53ac6c ADD	X0, X0, #32

(3947) 0x53ac70 LD1D	{Z22.D}, P1/Z, [X19, Z0.D,LSL #3]

(3947) 0x53ac74 LD1D	{Z1.D}, P1/Z, [X19, Z21.D,LSL #3]

(3947) 0x53ac78 MOVPRFX	Z3, Z25

(3947) 0x53ac7c FMLA	Z3.D, P1/M, Z20.D, Z22.D

(3947) 0x53ac80 FMLA	Z25.D, P1/M, Z24.D, Z1.D

(3947) 0x53ac84 LD1D	{Z16.D}, P1/Z, [X16, MUL VL]

(3947) 0x53ac88 LD1D	{Z18.D}, P1/Z, [X0, MUL VL]

(3947) 0x53ac8c LD1D	{Z4.D}, P1/Z, [X16, #1, MUL VL]

(3947) 0x53ac90 LD1D	{Z29.D}, P1/Z, [X0, #1, MUL VL]

(3947) 0x53ac94 ADD	X16, X16, #32

(3947) 0x53ac98 ADD	X0, X0, #32

(3947) 0x53ac9c LD1D	{Z17.D}, P1/Z, [X19, Z16.D,LSL #3]

(3947) 0x53aca0 LD1D	{Z31.D}, P1/Z, [X19, Z4.D,LSL #3]

(3947) 0x53aca4 FMLA	Z3.D, P1/M, Z18.D, Z17.D

(3947) 0x53aca8 FMLA	Z25.D, P1/M, Z29.D, Z31.D

(3947) 0x53acac LD1D	{Z7.D}, P1/Z, [X0, MUL VL]

(3947) 0x53acb0 LD1D	{Z23.D}, P1/Z, [X0, #1, MUL VL]

(3947) 0x53acb4 ADD	X0, X0, #32

(3947) 0x53acb8 LD1D	{Z14.D}, P1/Z, [X16, MUL VL]

(3947) 0x53acbc LD1D	{Z19.D}, P1/Z, [X16, #1, MUL VL]

(3947) 0x53acc0 LD1D	{Z6.D}, P1/Z, [X19, Z14.D,LSL #3]

(3947) 0x53acc4 LD1D	{Z26.D}, P1/Z, [X19, Z19.D,LSL #3]

(3947) 0x53acc8 ADD	X16, X16, #32

(3947) 0x53accc FMLA	Z3.D, P1/M, Z7.D, Z6.D

(3947) 0x53acd0 FMLA	Z25.D, P1/M, Z23.D, Z26.D

(3947) 0x53acd4 CMP	X11, X0

(3947) 0x53acd8 B.EQ	53ad6c

  (3948) 0x53acdc LD1D	{Z30.D}, P1/Z, [X16, MUL VL]

  (3948) 0x53ace0 LD1D	{Z28.D}, P1/Z, [X0, MUL VL]

  (3948) 0x53ace4 LD1D	{Z20.D}, P1/Z, [X0, #2, MUL VL]

  (3948) 0x53ace8 LD1D	{Z5.D}, P1/Z, [X0, #1, MUL VL]

  (3948) 0x53acec LD1D	{Z24.D}, P1/Z, [X0, #4, MUL VL]

  (3948) 0x53acf0 LD1D	{Z18.D}, P1/Z, [X0, #3, MUL VL]

  (3948) 0x53acf4 LD1D	{Z4.D}, P1/Z, [X0, #6, MUL VL]

  (3948) 0x53acf8 LD1D	{Z31.D}, P1/Z, [X0, #5, MUL VL]

  (3948) 0x53acfc LD1D	{Z29.D}, P1/Z, [X0, #7, MUL VL]

  (3948) 0x53ad00 ADD	X0, X0, #128

  (3948) 0x53ad04 LD1D	{Z2.D}, P1/Z, [X19, Z30.D,LSL #3]

  (3948) 0x53ad08 LD1D	{Z0.D}, P1/Z, [X16, #2, MUL VL]

  (3948) 0x53ad0c FMLA	Z3.D, P1/M, Z28.D, Z2.D

  (3948) 0x53ad10 LD1D	{Z1.D}, P1/Z, [X16, #1, MUL VL]

  (3948) 0x53ad14 LD1D	{Z16.D}, P1/Z, [X16, #3, MUL VL]

  (3948) 0x53ad18 LD1D	{Z7.D}, P1/Z, [X16, #4, MUL VL]

  (3948) 0x53ad1c LD1D	{Z14.D}, P1/Z, [X16, #6, MUL VL]

  (3948) 0x53ad20 LD1D	{Z6.D}, P1/Z, [X16, #5, MUL VL]

  (3948) 0x53ad24 LD1D	{Z30.D}, P1/Z, [X16, #7, MUL VL]

  (3948) 0x53ad28 LD1D	{Z21.D}, P1/Z, [X19, Z0.D,LSL #3]

  (3948) 0x53ad2c LD1D	{Z22.D}, P1/Z, [X19, Z1.D,LSL #3]

  (3948) 0x53ad30 FMLA	Z3.D, P1/M, Z20.D, Z21.D

  (3948) 0x53ad34 FMLA	Z25.D, P1/M, Z5.D, Z22.D

  (3948) 0x53ad38 LD1D	{Z17.D}, P1/Z, [X19, Z16.D,LSL #3]

  (3948) 0x53ad3c LD1D	{Z23.D}, P1/Z, [X19, Z7.D,LSL #3]

  (3948) 0x53ad40 FMLA	Z25.D, P1/M, Z18.D, Z17.D

  (3948) 0x53ad44 FMLA	Z3.D, P1/M, Z24.D, Z23.D

  (3948) 0x53ad48 LD1D	{Z19.D}, P1/Z, [X19, Z14.D,LSL #3]

  (3948) 0x53ad4c LD1D	{Z26.D}, P1/Z, [X19, Z6.D,LSL #3]

  (3948) 0x53ad50 LD1D	{Z28.D}, P1/Z, [X19, Z30.D,LSL #3]

  (3948) 0x53ad54 FMLA	Z25.D, P1/M, Z31.D, Z26.D

  (3948) 0x53ad58 ADD	X16, X16, #128

  (3948) 0x53ad5c FMLA	Z3.D, P1/M, Z4.D, Z19.D

  (3948) 0x53ad60 FMLA	Z25.D, P1/M, Z29.D, Z28.D

  (3948) 0x53ad64 CMP	X11, X0

  (3948) 0x53ad68 B.NE	53acdc

(3947) 0x53ad6c AND	X14, X6, #8062

(3947) 0x53ad70 FADD	Z25.D, Z3.D, Z25.D

(3947) 0x53ad74 FADDV	D3, P1, Z25.D

(3947) 0x53ad78 FADD	D27, D27, D3

(3947) 0x53ad7c ADD	X2, X2, X14

(3947) 0x53ad80 ANDS	XZR, X6, #4160

(3947) 0x53ad84 B.EQ	53adfc

(3947) 0x53ad88 UBFM	X17, X2, #61, #60

(3947) 0x53ad8c ADD	X1, X2, #1

(3947) 0x53ad90 LDR	X30, [X21, X17]

(3947) 0x53ad94 LDR	D20, [X22, X17]

(3947) 0x53ad98 LDR	D5, [X19, X30,LSL #3]

(3947) 0x53ad9c FMADD	D27, D20, D5, D27

(3947) 0x53ada0 CMP	X5, X1

(3947) 0x53ada4 B.LE	53adfc

(3947) 0x53ada8 ADD	X27, X17, #8

(3947) 0x53adac ADD	X1, X2, #2

(3947) 0x53adb0 LDR	X18, [X21, X27]

(3947) 0x53adb4 LDR	D2, [X22, X27]

(3947) 0x53adb8 LDR	D0, [X19, X18,LSL #3]

(3947) 0x53adbc FMADD	D27, D2, D0, D27

(3947) 0x53adc0 CMP	X5, X1

(3947) 0x53adc4 B.LE	53adfc

(3947) 0x53adc8 ADD	X4, X17, #16

(3947) 0x53adcc ADD	X6, X2, #3

(3947) 0x53add0 LDR	X7, [X21, X4]

(3947) 0x53add4 LDR	D21, [X22, X4]

(3947) 0x53add8 LDR	D24, [X19, X7,LSL #3]

(3947) 0x53addc FMADD	D27, D21, D24, D27

(3947) 0x53ade0 CMP	X5, X6

(3947) 0x53ade4 B.LE	53adfc

(3947) 0x53ade8 ADD	X5, X17, #24

(3947) 0x53adec LDR	X8, [X21, X5]

(3947) 0x53adf0 LDR	D1, [X22, X5]

(3947) 0x53adf4 LDR	D16, [X19, X8,LSL #3]

(3947) 0x53adf8 FMADD	D27, D1, D16, D27

(3947) 0x53adfc STR	D27, [X25, X20,LSL #3]

(3947) 0x53ae00 ADD	X20, X20, #1

(3947) 0x53ae04 CMP	X23, X20

(3947) 0x53ae08 B.NE	53abf0

0x53ae0c B	539b30

0x53ae10 CMP	X20, X23

0x53ae14 B.GE	539b30

0x53ae18 ADD	X13, X24, #8

0x53ae1c PTRUE	P4.B, VL16

(3953) 0x53ae20 LDR	X2, [X24, X20,LSL #3]

(3953) 0x53ae24 LDR	X30, [X13, X20,LSL #3]

(3953) 0x53ae28 LDR	D31, [X26, X20,LSL #3]

(3953) 0x53ae2c CMP	X2, X30

(3953) 0x53ae30 B.GE	53b028

(3953) 0x53ae34 SUB	X27, X30, X2

(3953) 0x53ae38 SUB	X18, X27, #1

(3953) 0x53ae3c CMP	X18, #3

(3953) 0x53ae40 B.LS	53afb4

(3953) 0x53ae44 UBFM	X6, X27, #2, #63

(3953) 0x53ae48 ADD	X0, X21, X2,LSL #3

(3953) 0x53ae4c DUP	Z29.D, #0

(3953) 0x53ae50 ORR	Z15.D, Z29.D, Z29.D

(3953) 0x53ae54 UBFM	X4, X6, #59, #58

(3953) 0x53ae58 ADD	X11, X22, X2,LSL #3

(3953) 0x53ae5c SUB	X7, X4, #32

(3953) 0x53ae60 ADD	X5, X0, X6,LSL #5

(3953) 0x53ae64 UBFM	X3, X7, #5, #63

(3953) 0x53ae68 ADD	X8, X3, #1

(3953) 0x53ae6c ANDS	X10, X8, #4160

(3953) 0x53ae70 B.EQ	53af08

(3953) 0x53ae74 CMP	X10, #1

(3953) 0x53ae78 B.EQ	53aed8

(3953) 0x53ae7c CMP	X10, #2

(3953) 0x53ae80 B.EQ	53aeb0

(3953) 0x53ae84 LD1D	{Z20.D}, P4/Z, [X0, MUL VL]

(3953) 0x53ae88 LD1D	{Z1.D}, P4/Z, [X11, MUL VL]

(3953) 0x53ae8c LD1D	{Z5.D}, P4/Z, [X0, #1, MUL VL]

(3953) 0x53ae90 LD1D	{Z19.D}, P4/Z, [X11, #1, MUL VL]

(3953) 0x53ae94 ADD	X0, X0, #32

(3953) 0x53ae98 ADD	X11, X11, #32

(3953) 0x53ae9c LD1D	{Z21.D}, P4/Z, [X19, Z20.D,LSL #3]

(3953) 0x53aea0 LD1D	{Z3.D}, P4/Z, [X19, Z5.D,LSL #3]

(3953) 0x53aea4 MOVPRFX	Z15, Z29

(3953) 0x53aea8 FMLA	Z15.D, P4/M, Z21.D, Z1.D

(3953) 0x53aeac FMLA	Z29.D, P4/M, Z3.D, Z19.D

(3953) 0x53aeb0 LD1D	{Z24.D}, P4/Z, [X0, MUL VL]

(3953) 0x53aeb4 LD1D	{Z7.D}, P4/Z, [X11, MUL VL]

(3953) 0x53aeb8 LD1D	{Z16.D}, P4/Z, [X0, #1, MUL VL]

(3953) 0x53aebc LD1D	{Z27.D}, P4/Z, [X11, #1, MUL VL]

(3953) 0x53aec0 ADD	X0, X0, #32

(3953) 0x53aec4 ADD	X11, X11, #32

(3953) 0x53aec8 LD1D	{Z0.D}, P4/Z, [X19, Z24.D,LSL #3]

(3953) 0x53aecc LD1D	{Z18.D}, P4/Z, [X19, Z16.D,LSL #3]

(3953) 0x53aed0 FMLA	Z15.D, P4/M, Z0.D, Z7.D

(3953) 0x53aed4 FMLA	Z29.D, P4/M, Z18.D, Z27.D

(3953) 0x53aed8 LD1D	{Z4.D}, P4/Z, [X0, MUL VL]

(3953) 0x53aedc LD1D	{Z17.D}, P4/Z, [X0, #1, MUL VL]

(3953) 0x53aee0 ADD	X0, X0, #32

(3953) 0x53aee4 LD1D	{Z22.D}, P4/Z, [X11, MUL VL]

(3953) 0x53aee8 LD1D	{Z2.D}, P4/Z, [X11, #1, MUL VL]

(3953) 0x53aeec LD1D	{Z14.D}, P4/Z, [X19, Z4.D,LSL #3]

(3953) 0x53aef0 LD1D	{Z6.D}, P4/Z, [X19, Z17.D,LSL #3]

(3953) 0x53aef4 ADD	X11, X11, #32

(3953) 0x53aef8 FMLA	Z15.D, P4/M, Z14.D, Z22.D

(3953) 0x53aefc FMLA	Z29.D, P4/M, Z6.D, Z2.D

(3953) 0x53af00 CMP	X5, X0

(3953) 0x53af04 B.EQ	53af98

  (3954) 0x53af08 LD1D	{Z23.D}, P4/Z, [X0, MUL VL]

  (3954) 0x53af0c LD1D	{Z30.D}, P4/Z, [X0, #2, MUL VL]

  (3954) 0x53af10 LD1D	{Z20.D}, P4/Z, [X0, #4, MUL VL]

  (3954) 0x53af14 LD1D	{Z1.D}, P4/Z, [X0, #1, MUL VL]

  (3954) 0x53af18 LD1D	{Z21.D}, P4/Z, [X0, #6, MUL VL]

  (3954) 0x53af1c LD1D	{Z7.D}, P4/Z, [X0, #3, MUL VL]

  (3954) 0x53af20 LD1D	{Z16.D}, P4/Z, [X0, #5, MUL VL]

  (3954) 0x53af24 LD1D	{Z0.D}, P4/Z, [X0, #7, MUL VL]

  (3954) 0x53af28 ADD	X0, X0, #128

  (3954) 0x53af2c LD1D	{Z28.D}, P4/Z, [X11, MUL VL]

  (3954) 0x53af30 LD1D	{Z26.D}, P4/Z, [X19, Z23.D,LSL #3]

  (3954) 0x53af34 LD1D	{Z5.D}, P4/Z, [X11, #1, MUL VL]

  (3954) 0x53af38 LD1D	{Z3.D}, P4/Z, [X11, #2, MUL VL]

  (3954) 0x53af3c LD1D	{Z24.D}, P4/Z, [X11, #4, MUL VL]

  (3954) 0x53af40 LD1D	{Z4.D}, P4/Z, [X11, #6, MUL VL]

  (3954) 0x53af44 LD1D	{Z22.D}, P4/Z, [X11, #3, MUL VL]

  (3954) 0x53af48 LD1D	{Z6.D}, P4/Z, [X11, #5, MUL VL]

  (3954) 0x53af4c LD1D	{Z23.D}, P4/Z, [X11, #7, MUL VL]

  (3954) 0x53af50 FMLA	Z15.D, P4/M, Z26.D, Z28.D

  (3954) 0x53af54 LD1D	{Z25.D}, P4/Z, [X19, Z30.D,LSL #3]

  (3954) 0x53af58 LD1D	{Z19.D}, P4/Z, [X19, Z20.D,LSL #3]

  (3954) 0x53af5c FMLA	Z15.D, P4/M, Z25.D, Z3.D

  (3954) 0x53af60 LD1D	{Z27.D}, P4/Z, [X19, Z1.D,LSL #3]

  (3954) 0x53af64 FMLA	Z15.D, P4/M, Z19.D, Z24.D

  (3954) 0x53af68 FMLA	Z29.D, P4/M, Z27.D, Z5.D

  (3954) 0x53af6c LD1D	{Z18.D}, P4/Z, [X19, Z21.D,LSL #3]

  (3954) 0x53af70 LD1D	{Z14.D}, P4/Z, [X19, Z7.D,LSL #3]

  (3954) 0x53af74 LD1D	{Z17.D}, P4/Z, [X19, Z16.D,LSL #3]

  (3954) 0x53af78 FMLA	Z29.D, P4/M, Z14.D, Z22.D

  (3954) 0x53af7c LD1D	{Z2.D}, P4/Z, [X19, Z0.D,LSL #3]

  (3954) 0x53af80 FMLA	Z29.D, P4/M, Z17.D, Z6.D

  (3954) 0x53af84 ADD	X11, X11, #128

  (3954) 0x53af88 FMLA	Z15.D, P4/M, Z18.D, Z4.D

  (3954) 0x53af8c FMLA	Z29.D, P4/M, Z2.D, Z23.D

  (3954) 0x53af90 CMP	X5, X0

  (3954) 0x53af94 B.NE	53af08

(3953) 0x53af98 AND	X9, X27, #8062

(3953) 0x53af9c FADD	Z29.D, Z29.D, Z15.D

(3953) 0x53afa0 FADDV	D15, P4, Z29.D

(3953) 0x53afa4 FADD	D31, D31, D15

(3953) 0x53afa8 ADD	X2, X2, X9

(3953) 0x53afac ANDS	XZR, X27, #4160

(3953) 0x53afb0 B.EQ	53b028

(3953) 0x53afb4 UBFM	X12, X2, #61, #60

(3953) 0x53afb8 ADD	X1, X2, #1

(3953) 0x53afbc LDR	X16, [X21, X12]

(3953) 0x53afc0 LDR	D28, [X22, X12]

(3953) 0x53afc4 LDR	D26, [X19, X16,LSL #3]

(3953) 0x53afc8 FMADD	D31, D28, D26, D31

(3953) 0x53afcc CMP	X1, X30

(3953) 0x53afd0 B.GE	53b028

(3953) 0x53afd4 ADD	X14, X12, #8

(3953) 0x53afd8 ADD	X1, X2, #2

(3953) 0x53afdc LDR	X15, [X21, X14]

(3953) 0x53afe0 LDR	D30, [X22, X14]

(3953) 0x53afe4 LDR	D20, [X19, X15,LSL #3]

(3953) 0x53afe8 FMADD	D31, D30, D20, D31

(3953) 0x53afec CMP	X30, X1

(3953) 0x53aff0 B.LE	53b028

(3953) 0x53aff4 ADD	X17, X12, #16

(3953) 0x53aff8 ADD	X27, X2, #3

(3953) 0x53affc LDR	X18, [X21, X17]

(3953) 0x53b000 LDR	D1, [X22, X17]

(3953) 0x53b004 LDR	D5, [X19, X18,LSL #3]

(3953) 0x53b008 FMADD	D31, D1, D5, D31

(3953) 0x53b00c CMP	X30, X27

(3953) 0x53b010 B.LE	53b028

(3953) 0x53b014 ADD	X30, X12, #24

(3953) 0x53b018 LDR	X6, [X21, X30]

(3953) 0x53b01c LDR	D21, [X22, X30]

(3953) 0x53b020 LDR	D7, [X19, X6,LSL #3]

(3953) 0x53b024 FMADD	D31, D7, D21, D31

(3953) 0x53b028 STR	D31, [X25, X20,LSL #3]

(3953) 0x53b02c ADD	X20, X20, #1

(3953) 0x53b030 CMP	X23, X20

(3953) 0x53b034 B.NE	53ae20

0x53b038 B	539b30

0x53b03c CMP	X20, X23

0x53b040 B.GE	539b30

0x53b044 ADD	X13, X24, #8

0x53b048 PTRUE	P2.B, VL16

(3955) 0x53b04c LDR	X3, [X24, X20,LSL #3]

(3955) 0x53b050 LDR	X9, [X13, X20,LSL #3]

(3955) 0x53b054 LDR	D2, [X26, X20,LSL #3]

(3955) 0x53b058 CMP	X3, X9

(3955) 0x53b05c B.GE	53b254

(3955) 0x53b060 SUB	X10, X9, X3

(3955) 0x53b064 SUB	X11, X10, #1

(3955) 0x53b068 CMP	X11, #3

(3955) 0x53b06c B.LS	53b1e0

(3955) 0x53b070 UBFM	X12, X10, #2, #63

(3955) 0x53b074 ADD	X0, X22, X3,LSL #3

(3955) 0x53b078 DUP	Z15.D, #0

(3955) 0x53b07c ORR	Z7.D, Z15.D, Z15.D

(3955) 0x53b080 UBFM	X15, X12, #59, #58

(3955) 0x53b084 ADD	X27, X21, X3,LSL #3

(3955) 0x53b088 SUB	X16, X15, #32

(3955) 0x53b08c ADD	X14, X0, X12,LSL #5

(3955) 0x53b090 UBFM	X2, X16, #5, #63

(3955) 0x53b094 ADD	X17, X2, #1

(3955) 0x53b098 ANDS	X30, X17, #4160

(3955) 0x53b09c B.EQ	53b134

(3955) 0x53b0a0 CMP	X30, #1

(3955) 0x53b0a4 B.EQ	53b104

(3955) 0x53b0a8 CMP	X30, #2

(3955) 0x53b0ac B.EQ	53b0dc

(3955) 0x53b0b0 LD1D	{Z18.D}, P2/Z, [X27, MUL VL]

(3955) 0x53b0b4 LD1D	{Z4.D}, P2/Z, [X0, MUL VL]

(3955) 0x53b0b8 LD1D	{Z17.D}, P2/Z, [X27, #1, MUL VL]

(3955) 0x53b0bc LD1D	{Z22.D}, P2/Z, [X0, #1, MUL VL]

(3955) 0x53b0c0 ADD	X27, X27, #32

(3955) 0x53b0c4 ADD	X0, X0, #32

(3955) 0x53b0c8 LD1D	{Z31.D}, P2/Z, [X19, Z18.D,LSL #3]

(3955) 0x53b0cc LD1D	{Z29.D}, P2/Z, [X19, Z17.D,LSL #3]

(3955) 0x53b0d0 MOVPRFX	Z7, Z15

(3955) 0x53b0d4 FMLA	Z7.D, P2/M, Z4.D, Z31.D

(3955) 0x53b0d8 FMLA	Z15.D, P2/M, Z22.D, Z29.D

(3955) 0x53b0dc LD1D	{Z23.D}, P2/Z, [X27, MUL VL]

(3955) 0x53b0e0 LD1D	{Z19.D}, P2/Z, [X0, MUL VL]

(3955) 0x53b0e4 LD1D	{Z6.D}, P2/Z, [X27, #1, MUL VL]

(3955) 0x53b0e8 LD1D	{Z26.D}, P2/Z, [X0, #1, MUL VL]

(3955) 0x53b0ec ADD	X27, X27, #32

(3955) 0x53b0f0 ADD	X0, X0, #32

(3955) 0x53b0f4 LD1D	{Z30.D}, P2/Z, [X19, Z23.D,LSL #3]

(3955) 0x53b0f8 LD1D	{Z28.D}, P2/Z, [X19, Z6.D,LSL #3]

(3955) 0x53b0fc FMLA	Z7.D, P2/M, Z19.D, Z30.D

(3955) 0x53b100 FMLA	Z15.D, P2/M, Z26.D, Z28.D

(3955) 0x53b104 LD1D	{Z25.D}, P2/Z, [X0, MUL VL]

(3955) 0x53b108 LD1D	{Z3.D}, P2/Z, [X0, #1, MUL VL]

(3955) 0x53b10c ADD	X0, X0, #32

(3955) 0x53b110 LD1D	{Z20.D}, P2/Z, [X27, MUL VL]

(3955) 0x53b114 LD1D	{Z5.D}, P2/Z, [X27, #1, MUL VL]

(3955) 0x53b118 LD1D	{Z0.D}, P2/Z, [X19, Z20.D,LSL #3]

(3955) 0x53b11c LD1D	{Z21.D}, P2/Z, [X19, Z5.D,LSL #3]

(3955) 0x53b120 ADD	X27, X27, #32

(3955) 0x53b124 FMLA	Z7.D, P2/M, Z25.D, Z0.D

(3955) 0x53b128 FMLA	Z15.D, P2/M, Z3.D, Z21.D

(3955) 0x53b12c CMP	X14, X0

(3955) 0x53b130 B.EQ	53b1c4

  (3956) 0x53b134 LD1D	{Z24.D}, P2/Z, [X0, #1, MUL VL]

  (3956) 0x53b138 LD1D	{Z1.D}, P2/Z, [X27, MUL VL]

  (3956) 0x53b13c LD1D	{Z16.D}, P2/Z, [X0, MUL VL]

  (3956) 0x53b140 LD1D	{Z31.D}, P2/Z, [X0, #2, MUL VL]

  (3956) 0x53b144 LD1D	{Z6.D}, P2/Z, [X0, #4, MUL VL]

  (3956) 0x53b148 LD1D	{Z26.D}, P2/Z, [X0, #3, MUL VL]

  (3956) 0x53b14c LD1D	{Z30.D}, P2/Z, [X0, #5, MUL VL]

  (3956) 0x53b150 LD1D	{Z19.D}, P2/Z, [X0, #6, MUL VL]

  (3956) 0x53b154 LD1D	{Z28.D}, P2/Z, [X0, #7, MUL VL]

  (3956) 0x53b158 ADD	X0, X0, #128

  (3956) 0x53b15c LD1D	{Z27.D}, P2/Z, [X19, Z1.D,LSL #3]

  (3956) 0x53b160 LD1D	{Z18.D}, P2/Z, [X27, #1, MUL VL]

  (3956) 0x53b164 LD1D	{Z17.D}, P2/Z, [X27, #3, MUL VL]

  (3956) 0x53b168 LD1D	{Z22.D}, P2/Z, [X27, #2, MUL VL]

  (3956) 0x53b16c LD1D	{Z25.D}, P2/Z, [X27, #4, MUL VL]

  (3956) 0x53b170 LD1D	{Z5.D}, P2/Z, [X27, #5, MUL VL]

  (3956) 0x53b174 LD1D	{Z0.D}, P2/Z, [X27, #6, MUL VL]

  (3956) 0x53b178 LD1D	{Z4.D}, P2/Z, [X19, Z18.D,LSL #3]

  (3956) 0x53b17c FMLA	Z7.D, P2/M, Z16.D, Z27.D

  (3956) 0x53b180 FMLA	Z15.D, P2/M, Z24.D, Z4.D

  (3956) 0x53b184 LD1D	{Z23.D}, P2/Z, [X19, Z22.D,LSL #3]

  (3956) 0x53b188 LD1D	{Z24.D}, P2/Z, [X27, #7, MUL VL]

  (3956) 0x53b18c LD1D	{Z29.D}, P2/Z, [X19, Z17.D,LSL #3]

  (3956) 0x53b190 FMLA	Z7.D, P2/M, Z31.D, Z23.D

  (3956) 0x53b194 FMLA	Z15.D, P2/M, Z26.D, Z29.D

  (3956) 0x53b198 LD1D	{Z3.D}, P2/Z, [X19, Z25.D,LSL #3]

  (3956) 0x53b19c LD1D	{Z20.D}, P2/Z, [X19, Z5.D,LSL #3]

  (3956) 0x53b1a0 FMLA	Z7.D, P2/M, Z6.D, Z3.D

  (3956) 0x53b1a4 FMLA	Z15.D, P2/M, Z30.D, Z20.D

  (3956) 0x53b1a8 LD1D	{Z21.D}, P2/Z, [X19, Z0.D,LSL #3]

  (3956) 0x53b1ac LD1D	{Z1.D}, P2/Z, [X19, Z24.D,LSL #3]

  (3956) 0x53b1b0 ADD	X27, X27, #128

  (3956) 0x53b1b4 FMLA	Z7.D, P2/M, Z19.D, Z21.D

  (3956) 0x53b1b8 FMLA	Z15.D, P2/M, Z28.D, Z1.D

  (3956) 0x53b1bc CMP	X14, X0

  (3956) 0x53b1c0 B.NE	53b134

(3955) 0x53b1c4 AND	X18, X10, #8062

(3955) 0x53b1c8 FADD	Z15.D, Z7.D, Z15.D

(3955) 0x53b1cc FADDV	D7, P2, Z15.D

(3955) 0x53b1d0 FADD	D2, D2, D7

(3955) 0x53b1d4 ADD	X3, X3, X18

(3955) 0x53b1d8 ANDS	XZR, X10, #4160

(3955) 0x53b1dc B.EQ	53b254

(3955) 0x53b1e0 UBFM	X6, X3, #61, #60

(3955) 0x53b1e4 ADD	X1, X3, #1

(3955) 0x53b1e8 LDR	X4, [X21, X6]

(3955) 0x53b1ec LDR	D16, [X22, X6]

(3955) 0x53b1f0 LDR	D27, [X19, X4,LSL #3]

(3955) 0x53b1f4 FMADD	D2, D16, D27, D2

(3955) 0x53b1f8 CMP	X9, X1

(3955) 0x53b1fc B.LE	53b254

(3955) 0x53b200 ADD	X7, X6, #8

(3955) 0x53b204 ADD	X1, X3, #2

(3955) 0x53b208 LDR	X5, [X21, X7]

(3955) 0x53b20c LDR	D18, [X22, X7]

(3955) 0x53b210 LDR	D4, [X19, X5,LSL #3]

(3955) 0x53b214 FMADD	D2, D18, D4, D2

(3955) 0x53b218 CMP	X9, X1

(3955) 0x53b21c B.LE	53b254

(3955) 0x53b220 ADD	X8, X6, #16

(3955) 0x53b224 ADD	X10, X3, #3

(3955) 0x53b228 LDR	X11, [X21, X8]

(3955) 0x53b22c LDR	D17, [X22, X8]

(3955) 0x53b230 LDR	D31, [X19, X11,LSL #3]

(3955) 0x53b234 FMADD	D2, D17, D31, D2

(3955) 0x53b238 CMP	X9, X10

(3955) 0x53b23c B.LE	53b254

(3955) 0x53b240 ADD	X9, X6, #24

(3955) 0x53b244 LDR	X12, [X21, X9]

(3955) 0x53b248 LDR	D22, [X22, X9]

(3955) 0x53b24c LDR	D6, [X19, X12,LSL #3]

(3955) 0x53b250 FMADD	D2, D6, D22, D2

(3955) 0x53b254 FMUL	D23, D14, D2

(3955) 0x53b258 STR	D23, [X25, X20,LSL #3]

(3955) 0x53b25c ADD	X20, X20, #1

(3955) 0x53b260 CMP	X23, X20

(3955) 0x53b264 B.NE	53b04c

0x53b268 B	539b30

0x53b26c CMP	X20, X23

0x53b270 B.GE	539b30

0x53b274 ADD	X13, X24, #8

0x53b278 PTRUE	P7.B, VL16

0x53b27c HINT	#0

(3949) 0x53b280 LDR	D29, [X26, X20,LSL #3]

(3949) 0x53b284 LDR	X3, [X24, X20,LSL #3]

(3949) 0x53b288 LDR	X14, [X13, X20,LSL #3]

(3949) 0x53b28c FMUL	D29, D15, D29

(3949) 0x53b290 CMP	X3, X14

(3949) 0x53b294 B.GE	53b48c

(3949) 0x53b298 SUB	X15, X14, X3

(3949) 0x53b29c SUB	X16, X15, #1

(3949) 0x53b2a0 CMP	X16, #3

(3949) 0x53b2a4 B.LS	53b418

(3949) 0x53b2a8 UBFM	X17, X15, #2, #63

(3949) 0x53b2ac ADD	X0, X22, X3,LSL #3

(3949) 0x53b2b0 DUP	Z28.D, #0

(3949) 0x53b2b4 ORR	Z0.D, Z28.D, Z28.D

(3949) 0x53b2b8 UBFM	X18, X17, #59, #58

(3949) 0x53b2bc ADD	X1, X21, X3,LSL #3

(3949) 0x53b2c0 SUB	X30, X18, #32

(3949) 0x53b2c4 ADD	X27, X0, X17,LSL #5

(3949) 0x53b2c8 UBFM	X2, X30, #5, #63

(3949) 0x53b2cc ADD	X4, X2, #1

(3949) 0x53b2d0 ANDS	X5, X4, #4160

(3949) 0x53b2d4 B.EQ	53b36c

(3949) 0x53b2d8 CMP	X5, #1

(3949) 0x53b2dc B.EQ	53b33c

(3949) 0x53b2e0 CMP	X5, #2

(3949) 0x53b2e4 B.EQ	53b314

(3949) 0x53b2e8 LD1D	{Z24.D}, P7/Z, [X1, MUL VL]

(3949) 0x53b2ec LD1D	{Z1.D}, P7/Z, [X0, MUL VL]

(3949) 0x53b2f0 LD1D	{Z22.D}, P7/Z, [X1, #1, MUL VL]

(3949) 0x53b2f4 LD1D	{Z25.D}, P7/Z, [X0, #1, MUL VL]

(3949) 0x53b2f8 ADD	X1, X1, #32

(3949) 0x53b2fc ADD	X0, X0, #32

(3949) 0x53b300 LD1D	{Z23.D}, P7/Z, [X19, Z24.D,LSL #3]

(3949) 0x53b304 LD1D	{Z4.D}, P7/Z, [X19, Z22.D,LSL #3]

(3949) 0x53b308 MOVPRFX	Z0, Z28

(3949) 0x53b30c FMLA	Z0.D, P7/M, Z1.D, Z23.D

(3949) 0x53b310 FMLA	Z28.D, P7/M, Z25.D, Z4.D

(3949) 0x53b314 LD1D	{Z18.D}, P7/Z, [X1, MUL VL]

(3949) 0x53b318 LD1D	{Z3.D}, P7/Z, [X0, MUL VL]

(3949) 0x53b31c LD1D	{Z16.D}, P7/Z, [X1, #1, MUL VL]

(3949) 0x53b320 LD1D	{Z19.D}, P7/Z, [X0, #1, MUL VL]

(3949) 0x53b324 ADD	X1, X1, #32

(3949) 0x53b328 ADD	X0, X0, #32

(3949) 0x53b32c LD1D	{Z17.D}, P7/Z, [X19, Z18.D,LSL #3]

(3949) 0x53b330 LD1D	{Z2.D}, P7/Z, [X19, Z16.D,LSL #3]

(3949) 0x53b334 FMLA	Z0.D, P7/M, Z3.D, Z17.D

(3949) 0x53b338 FMLA	Z28.D, P7/M, Z19.D, Z2.D

(3949) 0x53b33c LD1D	{Z6.D}, P7/Z, [X0, MUL VL]

(3949) 0x53b340 LD1D	{Z5.D}, P7/Z, [X0, #1, MUL VL]

(3949) 0x53b344 ADD	X0, X0, #32

(3949) 0x53b348 LD1D	{Z26.D}, P7/Z, [X1, MUL VL]

(3949) 0x53b34c LD1D	{Z7.D}, P7/Z, [X1, #1, MUL VL]

(3949) 0x53b350 LD1D	{Z20.D}, P7/Z, [X19, Z26.D,LSL #3]

(3949) 0x53b354 LD1D	{Z21.D}, P7/Z, [X19, Z7.D,LSL #3]

(3949) 0x53b358 ADD	X1, X1, #32

(3949) 0x53b35c FMLA	Z0.D, P7/M, Z6.D, Z20.D

(3949) 0x53b360 FMLA	Z28.D, P7/M, Z5.D, Z21.D

(3949) 0x53b364 CMP	X27, X0

(3949) 0x53b368 B.EQ	53b3fc

  (3950) 0x53b36c LD1D	{Z27.D}, P7/Z, [X1, MUL VL]

  (3950) 0x53b370 LD1D	{Z30.D}, P7/Z, [X0, MUL VL]

  (3950) 0x53b374 LD1D	{Z31.D}, P7/Z, [X19, Z27.D,LSL #3]

  (3950) 0x53b378 LD1D	{Z22.D}, P7/Z, [X0, #2, MUL VL]

  (3950) 0x53b37c LD1D	{Z3.D}, P7/Z, [X0, #1, MUL VL]

  (3950) 0x53b380 LD1D	{Z1.D}, P7/Z, [X0, #4, MUL VL]

  (3950) 0x53b384 LD1D	{Z16.D}, P7/Z, [X0, #3, MUL VL]

  (3950) 0x53b388 LD1D	{Z18.D}, P7/Z, [X0, #6, MUL VL]

  (3950) 0x53b38c LD1D	{Z23.D}, P7/Z, [X0, #5, MUL VL]

  (3950) 0x53b390 LD1D	{Z4.D}, P7/Z, [X0, #7, MUL VL]

  (3950) 0x53b394 ADD	X0, X0, #128

  (3950) 0x53b398 FMLA	Z0.D, P7/M, Z30.D, Z31.D

  (3950) 0x53b39c LD1D	{Z24.D}, P7/Z, [X1, #2, MUL VL]

  (3950) 0x53b3a0 LD1D	{Z25.D}, P7/Z, [X1, #1, MUL VL]

  (3950) 0x53b3a4 LD1D	{Z2.D}, P7/Z, [X1, #4, MUL VL]

  (3950) 0x53b3a8 LD1D	{Z6.D}, P7/Z, [X1, #3, MUL VL]

  (3950) 0x53b3ac LD1D	{Z21.D}, P7/Z, [X1, #6, MUL VL]

  (3950) 0x53b3b0 LD1D	{Z20.D}, P7/Z, [X1, #5, MUL VL]

  (3950) 0x53b3b4 LD1D	{Z31.D}, P7/Z, [X1, #7, MUL VL]

  (3950) 0x53b3b8 LD1D	{Z19.D}, P7/Z, [X19, Z24.D,LSL #3]

  (3950) 0x53b3bc LD1D	{Z17.D}, P7/Z, [X19, Z25.D,LSL #3]

  (3950) 0x53b3c0 FMLA	Z0.D, P7/M, Z22.D, Z19.D

  (3950) 0x53b3c4 FMLA	Z28.D, P7/M, Z3.D, Z17.D

  (3950) 0x53b3c8 LD1D	{Z5.D}, P7/Z, [X19, Z2.D,LSL #3]

  (3950) 0x53b3cc LD1D	{Z26.D}, P7/Z, [X19, Z6.D,LSL #3]

  (3950) 0x53b3d0 FMLA	Z0.D, P7/M, Z1.D, Z5.D

  (3950) 0x53b3d4 FMLA	Z28.D, P7/M, Z16.D, Z26.D

  (3950) 0x53b3d8 LD1D	{Z7.D}, P7/Z, [X19, Z21.D,LSL #3]

  (3950) 0x53b3dc LD1D	{Z27.D}, P7/Z, [X19, Z20.D,LSL #3]

  (3950) 0x53b3e0 LD1D	{Z30.D}, P7/Z, [X19, Z31.D,LSL #3]

  (3950) 0x53b3e4 FMLA	Z28.D, P7/M, Z23.D, Z27.D

  (3950) 0x53b3e8 ADD	X1, X1, #128

  (3950) 0x53b3ec FMLA	Z0.D, P7/M, Z18.D, Z7.D

  (3950) 0x53b3f0 FMLA	Z28.D, P7/M, Z4.D, Z30.D

  (3950) 0x53b3f4 CMP	X27, X0

  (3950) 0x53b3f8 B.NE	53b36c

(3949) 0x53b3fc AND	X6, X15, #8062

(3949) 0x53b400 FADD	Z28.D, Z0.D, Z28.D

(3949) 0x53b404 FADDV	D0, P7, Z28.D

(3949) 0x53b408 FADD	D29, D29, D0

(3949) 0x53b40c ADD	X3, X3, X6

(3949) 0x53b410 ANDS	XZR, X15, #4160

(3949) 0x53b414 B.EQ	53b48c

(3949) 0x53b418 UBFM	X7, X3, #61, #60

(3949) 0x53b41c ADD	X8, X3, #1

(3949) 0x53b420 LDR	X9, [X21, X7]

(3949) 0x53b424 LDR	D24, [X22, X7]

(3949) 0x53b428 LDR	D22, [X19, X9,LSL #3]

(3949) 0x53b42c FMADD	D29, D24, D22, D29

(3949) 0x53b430 CMP	X14, X8

(3949) 0x53b434 B.LE	53b48c

(3949) 0x53b438 ADD	X10, X7, #8

(3949) 0x53b43c ADD	X1, X3, #2

(3949) 0x53b440 LDR	X11, [X21, X10]

(3949) 0x53b444 LDR	D25, [X22, X10]

(3949) 0x53b448 LDR	D3, [X19, X11,LSL #3]

(3949) 0x53b44c FMADD	D29, D25, D3, D29

(3949) 0x53b450 CMP	X14, X1

(3949) 0x53b454 B.LE	53b48c

(3949) 0x53b458 ADD	X12, X7, #16

(3949) 0x53b45c ADD	X15, X3, #3

(3949) 0x53b460 LDR	X16, [X21, X12]

(3949) 0x53b464 LDR	D1, [X22, X12]

(3949) 0x53b468 LDR	D16, [X19, X16,LSL #3]

(3949) 0x53b46c FMADD	D29, D1, D16, D29

(3949) 0x53b470 CMP	X14, X15

(3949) 0x53b474 B.LE	53b48c

(3949) 0x53b478 ADD	X14, X7, #24

(3949) 0x53b47c LDR	X17, [X21, X14]

(3949) 0x53b480 LDR	D18, [X22, X14]

(3949) 0x53b484 LDR	D23, [X19, X17,LSL #3]

(3949) 0x53b488 FMADD	D29, D18, D23, D29

(3949) 0x53b48c FMUL	D4, D14, D29

(3949) 0x53b490 STR	D4, [X25, X20,LSL #3]

(3949) 0x53b494 ADD	X20, X20, #1

(3949) 0x53b498 CMP	X23, X20

(3949) 0x53b49c B.NE	53b280

0x53b4a0 B	539b30

Coverage (%)	Name	Source Location	Module
►98.97+	gomp_thread_start	team.c:130	libgomp.so.1.0.0
○	start_thread		libc.so.6
○	thread_start		libc.so.6

min	med	avg	max

Percentile Index	10	20	30	40	50	60	70	80	90	100
Value

min	med	avg	max

Percentile Index	10	20	30	40	50	60	70	80	90	100
Value

Path /

Average path: Display a virtual path defined by average values of all real paths

The code analyzed by CQA in that panel excludes loops and represents 0.00% of application time for run gcc_2

Source file and lines	csr_matvec.c:243-404
Module	exec

The function is defined in /home/hbollore/qaas/qaas-runs/174-161-6712/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:243-365,371-404.

Warnings:
Ignoring paths for analysis

gain
potential
hint
expert

Code clean check

Detected a slowdown caused by scalar integer instructions (typically used for address computation). By removing them, you can lower the cost of an iteration from 20.00 to 4.50 cycles (4.44x speedup).

Workaround

Try to reorganize arrays of structures to structures of arrays
Consider to permute loops (see vectorization gain report)

Vectorization

Your function is not vectorized. Only 65% of vector register length is used (average across all VPU instructions).

Details

2% of VPU instructions are used in vector version (process two or more data elements in vector registers):

9% of VPU loads are used in vector version.
14% of VPU stores are used in vector version.
0% of VPU addition or subtraction instructions are used in vector version.
0% of VPU instructions that are not load, store, addition, subtraction nor multiply instructions are used in vector version.

Expensive FP math instructions/calls

Detected performance impact from expensive FP math instructions/calls. By removing/reexpressing them, you can lower the cost of an iteration from 20.00 to 4.00 cycles (5.00x speedup).

Matching between your function (in the source code) and the binary function

The binary function does not contain any FP arithmetical operations. The binary function is loading 208 bytes. The binary function is storing 104 bytes.

General properties

nb instructions	144
loop length	576
nb stack references	0

Front-end

FIT IN UOP CACHE

front end

17.88 cycles

Back-end

	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16
uops	20.00	20.00	12.92	12.92	12.83	12.83	12.75	12.75	9.00	1.50	1.25	1.25	7.83	7.50	7.67	3.00	3.00
cycles	20.00	20.00	12.92	12.92	12.83	12.83	12.75	12.75	9.00	1.50	1.25	1.25	7.83	7.50	7.67	3.00	3.00

Execution ports to units layout:

P0: BRU
P1: BRU
P2: ALU
P3: ALU
P4: ALU
P5: ALU
P6: ALU
P7: ALU
P8 (128 bits): VPU, FP store data, ALU, DIV/SQRT
P9 (128 bits): VPU, ALU, FP store data
P10 (128 bits): VPU, ALU, DIV/SQRT
P11 (128 bits): ALU, VPU
P12 (256 bits): store address, load
P13 (256 bits): store address, load
P14 (256 bits): load
P15 (64 bits): store data
P16 (64 bits): store data

Cycles executing div or sqrt instructions

Cycles summary

Front-end	17.88
Overall L1	20.00

Vectorization ratios

INT

all	3%
load	9%
store	14%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	0%
fma	NA (no fma vectorizable/vectorized instructions)
other	0%

all	0%
load	NA (no load vectorizable/vectorized instructions)
store	NA (no store vectorizable/vectorized instructions)
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	0%

INT+FP

all	2%
load	9%
store	14%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	0%
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	0%

Cycles and memory resources usage

Assuming all data fit into the L1 cache, each call to the function takes 20.00 cycles. At this rate:

10% of peak load performance is reached (10.40 out of 96.00 bytes loaded per cycle (GB/s @ 1GHz))
10% of peak store performance is reached (5.20 out of 48.00 bytes stored per cycle (GB/s @ 1GHz))

ASM code

In the binary file, the address of the function is: 539864

Instruction	Nb FU	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16	Latency	Recip. throughput	Vectorization
STP X29, X30, [SP, #912]!	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
ADD X29, SP, #0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ORR X1, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
STP X19, X20, [SP, #16]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X21, X22, [SP, #32]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X23, X24, [SP, #48]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X25, X26, [SP, #64]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP D14, D15, [SP, #96]	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50	vect (100.0%)
LDR D14, [X0]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	scal (50.0%)
LDR D15, [X0, #72]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	scal (50.0%)
STR X27, [SP, #80]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
LDP X23, X22, [X0, #8]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
LDP X24, X21, [X1, #24]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	N/A
ORR X0, XZR, X23	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
LDP X27, X19, [X1, #40]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
LDP X26, X25, [X1, #56]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
BL 5378d0 <hypre_CSRMatrixGetLoadBalancedPartitionBegin>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X20, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ORR X0, XZR, X23	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 537980 <hypre_CSRMatrixGetLoadBalancedPartitionEnd>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X23, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
CMP X20, X0	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.GT 53a298 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0xa34>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X20, #0	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
CCMP X27, X20, #1, #10	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	1	scal (50.0%)
B.LT 53a260 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x9fc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X23, #0	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
CCMP X27, X23, #1, #10	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	1	scal (50.0%)
B.LT 53a228 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x9c4>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
FCMP D15, #0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.EQ 539b50 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2ec>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
FMOV D31, #-1.0000000	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FCMP D15, D31	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.NE 539fdc <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x778>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
FMOV D16, #1.0000000	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FCMP D14, D16	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.EQ 53a514 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0xcb0>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
FCMP D14, D31	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.EQ 53a9b4 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x1150>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X20, X23	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.GE 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X13, X24, #8	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
PTRUE P5.B, VL16	1	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	0	0	2	0.50	scal (100.0%)
FMOV D30, #1.0000000	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FCMP D15, D30	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.NE 53a2d0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0xa6c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
FCMP D14, D30	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.EQ 53ae10 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x15ac>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
FCMP D14, D31	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.NE 53b03c <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x17d8>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X20, X23	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.GE 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X13, X24, #8	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
PTRUE P3.B, VL16	1	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	0	0	2	0.50	scal (100.0%)
B 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X9, <551228>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X10, <55022c>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X11, <580230>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
ADD X2, X9, #1480	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X1, X10, #2384	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
LDR X0, [X11, #1784]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
BL 547050 <hypre_fprintf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X12, <551244>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
MOVZ X3, #0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X0, X12, #1512	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOVZ X2, #1	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MOVZ X1, #250	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 54a840 <hypre_error_handler>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
B 5398d8 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x74>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X5, <551260>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X6, <550264>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X7, <580268>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
ADD X2, X5, #1600	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X1, X6, #2384	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
LDR X0, [X7, #1784]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
BL 547050 <hypre_fprintf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X8, <55127c>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
MOVZ X3, #0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X0, X8, #1512	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOVZ X2, #1	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MOVZ X1, #249	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 54a840 <hypre_error_handler>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
B 5398cc <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x68>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X3, <550298>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X2, <55129c>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X0, <5802a0>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
ADD X1, X3, #2384	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X2, X2, #1040	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
LDR X0, [X0, #1784]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
BL 547050 <hypre_fprintf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X4, <5512b4>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
MOVZ X3, #0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X0, X4, #1512	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOVZ X2, #1	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MOVZ X1, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 54a840 <hypre_error_handler>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
B 5398c0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x5c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
FCMP D14, D30	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.EQ 53abe0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x137c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
FCMP D14, D31	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.NE 53b26c <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x1a08>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X20, X23	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.GE 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X13, X24, #8	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
PTRUE P0.B, VL16	1	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	0	0	2	0.50	scal (100.0%)
B 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X20, X23	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.GE 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X13, X24, #8	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
PTRUE P7.B, VL16	1	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	0	0	2	0.50	scal (100.0%)
LDR X27, [SP, #80]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	scal (50.0%)
LDP X19, X20, [SP, #16]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
LDP X21, X22, [SP, #32]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
LDP X23, X24, [SP, #48]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	N/A
LDP X25, X26, [SP, #64]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
LDP D14, D15, [SP, #96]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	vect (100.0%)
LDP X29, X30, [SP], #112	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
RET	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X20, X23	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.GE 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X13, X24, #8	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
PTRUE P6.B, VL16	1	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	0	0	2	0.50	scal (100.0%)
B 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X20, X23	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.GE 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X13, X24, #8	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
PTRUE P1.B, VL16	1	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	0	0	2	0.50	scal (100.0%)
B 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X20, X23	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.GE 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X13, X24, #8	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
PTRUE P4.B, VL16	1	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	0	0	2	0.50	scal (100.0%)
B 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X20, X23	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.GE 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X13, X24, #8	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
PTRUE P2.B, VL16	1	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	0	0	2	0.50	scal (100.0%)
B 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X20, X23	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.GE 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X13, X24, #8	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
PTRUE P7.B, VL16	1	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	0	0	2	0.50	scal (100.0%)
HINT #0																					N/A
B 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A

The code analyzed by CQA in that panel excludes loops and represents 0.00% of application time for run gcc_2

Source file and lines	csr_matvec.c:243-404
Module	exec

The function is defined in /home/hbollore/qaas/qaas-runs/174-161-6712/intel/AMG/build/AMG/AMG/seq_mv/csr_matvec.c:243-365,371-404.

Warnings:
Ignoring paths for analysis

gain
potential
hint
expert

Code clean check

Detected a slowdown caused by scalar integer instructions (typically used for address computation). By removing them, you can lower the cost of an iteration from 20.00 to 4.50 cycles (4.44x speedup).

Workaround

Try to reorganize arrays of structures to structures of arrays
Consider to permute loops (see vectorization gain report)

Vectorization

Your function is not vectorized. Only 65% of vector register length is used (average across all VPU instructions).

Details

2% of VPU instructions are used in vector version (process two or more data elements in vector registers):

9% of VPU loads are used in vector version.
14% of VPU stores are used in vector version.
0% of VPU addition or subtraction instructions are used in vector version.
0% of VPU instructions that are not load, store, addition, subtraction nor multiply instructions are used in vector version.

Expensive FP math instructions/calls

Detected performance impact from expensive FP math instructions/calls. By removing/reexpressing them, you can lower the cost of an iteration from 20.00 to 4.00 cycles (5.00x speedup).

Matching between your function (in the source code) and the binary function

The binary function does not contain any FP arithmetical operations. The binary function is loading 208 bytes. The binary function is storing 104 bytes.

General properties

nb instructions	144
loop length	576
nb stack references	0

Front-end

FIT IN UOP CACHE

front end

17.88 cycles

Back-end

	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16
uops	20.00	20.00	12.92	12.92	12.83	12.83	12.75	12.75	9.00	1.50	1.25	1.25	7.83	7.50	7.67	3.00	3.00
cycles	20.00	20.00	12.92	12.92	12.83	12.83	12.75	12.75	9.00	1.50	1.25	1.25	7.83	7.50	7.67	3.00	3.00

Execution ports to units layout:

P0: BRU
P1: BRU
P2: ALU
P3: ALU
P4: ALU
P5: ALU
P6: ALU
P7: ALU
P8 (128 bits): VPU, FP store data, ALU, DIV/SQRT
P9 (128 bits): VPU, ALU, FP store data
P10 (128 bits): VPU, ALU, DIV/SQRT
P11 (128 bits): ALU, VPU
P12 (256 bits): store address, load
P13 (256 bits): store address, load
P14 (256 bits): load
P15 (64 bits): store data
P16 (64 bits): store data

Cycles executing div or sqrt instructions

Cycles summary

Front-end	17.88
Overall L1	20.00

Vectorization ratios

INT

all	3%
load	9%
store	14%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	0%
fma	NA (no fma vectorizable/vectorized instructions)
other	0%

all	0%
load	NA (no load vectorizable/vectorized instructions)
store	NA (no store vectorizable/vectorized instructions)
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	0%

INT+FP

all	2%
load	9%
store	14%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	0%
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	0%

Cycles and memory resources usage

Assuming all data fit into the L1 cache, each call to the function takes 20.00 cycles. At this rate:

10% of peak load performance is reached (10.40 out of 96.00 bytes loaded per cycle (GB/s @ 1GHz))
10% of peak store performance is reached (5.20 out of 48.00 bytes stored per cycle (GB/s @ 1GHz))

ASM code

In the binary file, the address of the function is: 539864

Instruction	Nb FU	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16	Latency	Recip. throughput	Vectorization
STP X29, X30, [SP, #912]!	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
ADD X29, SP, #0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ORR X1, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
STP X19, X20, [SP, #16]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X21, X22, [SP, #32]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X23, X24, [SP, #48]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP X25, X26, [SP, #64]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (100.0%)
STP D14, D15, [SP, #96]	1	0	0	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50	vect (100.0%)
LDR D14, [X0]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	scal (50.0%)
LDR D15, [X0, #72]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	scal (50.0%)
STR X27, [SP, #80]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50	scal (50.0%)
LDP X23, X22, [X0, #8]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
LDP X24, X21, [X1, #24]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	N/A
ORR X0, XZR, X23	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
LDP X27, X19, [X1, #40]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
LDP X26, X25, [X1, #56]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
BL 5378d0 <hypre_CSRMatrixGetLoadBalancedPartitionBegin>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X20, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ORR X0, XZR, X23	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 537980 <hypre_CSRMatrixGetLoadBalancedPartitionEnd>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ORR X23, XZR, X0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
CMP X20, X0	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.GT 53a298 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0xa34>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X20, #0	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
CCMP X27, X20, #1, #10	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	1	scal (50.0%)
B.LT 53a260 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x9fc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X23, #0	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
CCMP X27, X23, #1, #10	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	1	scal (50.0%)
B.LT 53a228 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x9c4>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
FCMP D15, #0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.EQ 539b50 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2ec>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
FMOV D31, #-1.0000000	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FCMP D15, D31	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.NE 539fdc <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x778>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
FMOV D16, #1.0000000	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FCMP D14, D16	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.EQ 53a514 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0xcb0>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
FCMP D14, D31	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.EQ 53a9b4 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x1150>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X20, X23	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.GE 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X13, X24, #8	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
PTRUE P5.B, VL16	1	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	0	0	2	0.50	scal (100.0%)
FMOV D30, #1.0000000	1	0	0	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25	scal (50.0%)
FCMP D15, D30	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.NE 53a2d0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0xa6c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
FCMP D14, D30	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.EQ 53ae10 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x15ac>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
FCMP D14, D31	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.NE 53b03c <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x17d8>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X20, X23	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.GE 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X13, X24, #8	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
PTRUE P3.B, VL16	1	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	0	0	2	0.50	scal (100.0%)
B 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X9, <551228>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X10, <55022c>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X11, <580230>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
ADD X2, X9, #1480	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X1, X10, #2384	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
LDR X0, [X11, #1784]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
BL 547050 <hypre_fprintf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X12, <551244>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
MOVZ X3, #0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X0, X12, #1512	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOVZ X2, #1	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MOVZ X1, #250	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 54a840 <hypre_error_handler>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
B 5398d8 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x74>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X5, <551260>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X6, <550264>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X7, <580268>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
ADD X2, X5, #1600	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X1, X6, #2384	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
LDR X0, [X7, #1784]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
BL 547050 <hypre_fprintf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X8, <55127c>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
MOVZ X3, #0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X0, X8, #1512	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOVZ X2, #1	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MOVZ X1, #249	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 54a840 <hypre_error_handler>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
B 5398cc <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x68>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X3, <550298>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X2, <55129c>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
ADRP X0, <5802a0>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	N/A
ADD X1, X3, #2384	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
ADD X2, X2, #1040	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
LDR X0, [X0, #1784]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	N/A
BL 547050 <hypre_fprintf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADRP X4, <5512b4>	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25	scal (50.0%)
MOVZ X3, #0	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
ADD X0, X4, #1512	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
MOVZ X2, #1	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	scal (50.0%)
MOVZ X1, #248	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
BL 54a840 <hypre_error_handler>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
B 5398c0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x5c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
FCMP D14, D30	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.EQ 53abe0 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x137c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
FCMP D14, D31	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	2	1	scal (50.0%)
B.NE 53b26c <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x1a08>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X20, X23	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.GE 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X13, X24, #8	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
PTRUE P0.B, VL16	1	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	0	0	2	0.50	scal (100.0%)
B 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X20, X23	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.GE 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X13, X24, #8	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
PTRUE P7.B, VL16	1	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	0	0	2	0.50	scal (100.0%)
LDR X27, [SP, #80]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33	scal (50.0%)
LDP X19, X20, [SP, #16]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
LDP X21, X22, [SP, #32]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
LDP X23, X24, [SP, #48]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	N/A
LDP X25, X26, [SP, #64]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
LDP D14, D15, [SP, #96]	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33	vect (100.0%)
LDP X29, X30, [SP], #112	1	0	0	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.50	scal (100.0%)
RET	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X20, X23	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.GE 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X13, X24, #8	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
PTRUE P6.B, VL16	1	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	0	0	2	0.50	scal (100.0%)
B 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X20, X23	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.GE 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X13, X24, #8	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
PTRUE P1.B, VL16	1	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	0	0	2	0.50	scal (100.0%)
B 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X20, X23	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.GE 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X13, X24, #8	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
PTRUE P4.B, VL16	1	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	0	0	2	0.50	scal (100.0%)
B 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X20, X23	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.GE 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X13, X24, #8	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
PTRUE P2.B, VL16	1	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	0	0	2	0.50	scal (100.0%)
B 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
CMP X20, X23	1	0	0	0.25	0.25	0	0	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33	scal (50.0%)
B.GE 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A
ADD X13, X24, #8	1	0	0	0.17	0.17	0.17	0.17	0.17	0.17	0	0	0	0	0	0	0	0	0	1	0.17	N/A
PTRUE P7.B, VL16	1	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	0	0	2	0.50	scal (100.0%)
HINT #0																					N/A
B 539b30 <hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6+0x2cc>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50	N/A

Name	Coverage (%)	Time (s)
▼hypre_CSRMatrixMatvecOutOfPlace._omp_fn.6–	26.05	4.19
▼Loop 3961 - csr_matvec.c:307-314 - exec–	5.97	0.74
○Loop 3962 - csr_matvec.c:310-312 - exec	7.09	0.88
▼Loop 3953 - csr_matvec.c:334-341 - exec–	1.39	0.17
○Loop 3954 - csr_matvec.c:337-339 - exec	0.00	0.00
▼Loop 3937 - csr_matvec.c:243-287 - exec–	0.00	0.00
▼Loop 3944 - csr_matvec.c:256-263 - exec–	5.35	0.66
○Loop 3945 - csr_matvec.c:259-261 - exec	6.24	0.77
▼Loop 3938 - csr_matvec.c:280-287 - exec–	0.00	0.00
○Loop 3939 - csr_matvec.c:283-285 - exec	0.00	0.00
○Loop 3940 - csr_matvec.c:283-283 - exec	0.00	0.00
○Loop 3943 - csr_matvec.c:270-270 - exec	0.00	0.00
○Loop 3946 - csr_matvec.c:258-258 - exec	0.00	0.00
▼Loop 3941 - csr_matvec.c:268-275 - exec–	0.00	0.00
○Loop 3942 - csr_matvec.c:271-273 - exec	0.00	0.00
▼Loop 3963 - csr_matvec.c:319-326 - exec–	0.00	0.00
○Loop 3964 - csr_matvec.c:322-324 - exec	0.00	0.00
▼Loop 3951 - csr_matvec.c:385-392 - exec–	0.00	0.00
○Loop 3952 - csr_matvec.c:388-390 - exec	0.00	0.00
▼Loop 3947 - csr_matvec.c:373-380 - exec–	0.00	0.00
○Loop 3948 - csr_matvec.c:376-378 - exec	0.00	0.00
▼Loop 3959 - csr_matvec.c:295-302 - exec–	0.00	0.00
○Loop 3960 - csr_matvec.c:298-300 - exec	0.00	0.00
▼Loop 3955 - csr_matvec.c:358-365 - exec–	0.00	0.00
○Loop 3956 - csr_matvec.c:361-363 - exec	0.00	0.00
▼Loop 3949 - csr_matvec.c:397-404 - exec–	0.00	0.00
○Loop 3950 - csr_matvec.c:400-402 - exec	0.00	0.00
▼Loop 3957 - csr_matvec.c:346-353 - exec–	0.00	0.00
○Loop 3958 - csr_matvec.c:349-351 - exec	0.00	0.00

Report Configuration

Code clean check

Workaround

Vectorization

Details

Expensive FP math instructions/calls

Matching between your function (in the source code) and the binary function

General properties

Front-end

Back-end

Cycles summary

Vectorization ratios

Cycles and memory resources usage

ASM code

Code clean check

Workaround

Vectorization

Details

Expensive FP math instructions/calls

Matching between your function (in the source code) and the binary function

General properties

Front-end

Back-end

Cycles summary

Vectorization ratios

Cycles and memory resources usage

ASM code