OV - exec - Function main

	Function: main	Module: exec	Source: amg.c:58-2327 [...]	Coverage: 0.01%

/usr/include/stdlib.h: 364 - 364

--------------------------------------------------------------------------------

364:   return (int) strtol (__nptr, (char **) NULL, 10);

/home/hbollore/qaas-runs/171-233-5044/intel/AMG/build/AMG/AMG/test/amg.c: 58 - 2327

--------------------------------------------------------------------------------

58: {

[...]

91:    HYPRE_Solver        pcg_precond=NULL, pcg_precond_gotten;

[...]

121:    HYPRE_Real   cum_nnz_AP = 0;

[...]

144:    hypre_MPI_Init(&argc, &argv);

145:

146:    hypre_MPI_Comm_rank(hypre_MPI_COMM_WORLD, &myid );

[...]

171:    while ( (arg_index < argc) && (!print_usage) )

172:    {

173:       if ( strcmp(argv[arg_index], "-help") == 0 )

[...]

188:    while (arg_index < argc)

189:    {

190:       if ( strcmp(argv[arg_index], "-problem") == 0 )

191:       {

192:          arg_index++;

193:          problem_id = atoi(argv[arg_index++]);

194:          if (problem_id == 2)

[...]

200:       else if ( strcmp(argv[arg_index], "-printstats") == 0 )

[...]

207:       else if ( strcmp(argv[arg_index], "-printallstats") == 0 )

[...]

214:       else if ( strcmp(argv[arg_index], "-print") == 0 )

215:       {

216:          arg_index++;

217:          print_system = 1;

218:       }

219:       else if ( strcmp(argv[arg_index], "-keepT") == 0 )

[...]

235:    if ( (print_usage) && (myid == 0) )

236:    {

237:       hypre_printf("\n");

238:       hypre_printf("Usage: %s [<options>]\n", argv[0]);

239:       hypre_printf("\n");

240:       hypre_printf("  -problem <ID>: problem ID\n");

241:       hypre_printf("       1 = solves 1 large problem with AMG-PCG (default) \n");

242:       hypre_printf("       2 = simulates a time-dependent loop with AMG-GMRES\n");

243:       hypre_printf("\n");

244:       hypre_printf("  -n <nx> <ny> <nz>: problem size per MPI process (default: nx=ny=nz=10)\n");

245:       hypre_printf("\n");

246:       hypre_printf("  -P <px> <py> <pz>: processor topology (default: px=py=pz=1)\n");

247:       hypre_printf("\n");

248:       hypre_printf("  -print       : prints the system\n");

249:       hypre_printf("  -printstats  : prints preconditioning and convergence stats\n");

250:       hypre_printf("  -printallstats  : prints preconditioning and convergence stats\n");

251:       hypre_printf("                    including residual norms for each iteration\n");

252:       hypre_printf("\n");

253:       exit(1);

[...]

260:    if (myid == 0)

261:    {

262:       hypre_printf("Running with these driver parameters:\n");

263:       hypre_printf("  solver ID    = %d\n\n", solver_id);

[...]

270:    time_index = hypre_InitializeTiming("Spatial Operator");

271:    hypre_BeginTiming(time_index);

272:

273:    BuildIJLaplacian27pt(argc, argv, &system_size, &ij_A);

274:    HYPRE_IJMatrixGetObject(ij_A, &object);

275:    parcsr_A = (HYPRE_ParCSRMatrix) object;

276:

277:

278:    hypre_EndTiming(time_index);

279:    hypre_PrintTiming("Generate Matrix", &wall_time, hypre_MPI_COMM_WORLD);

280:    hypre_FinalizeTiming(time_index);

281:    hypre_ClearTiming();

[...]

287:    time_index = hypre_InitializeTiming("RHS and Initial Guess");

288:    hypre_BeginTiming(time_index);

289:

290:    ierr = HYPRE_ParCSRMatrixGetLocalRange( parcsr_A,

291:                                               &first_local_row, &last_local_row ,

292:                                               &first_local_col, &last_local_col );

293:

294:    local_num_rows = last_local_row - first_local_row + 1;

295:    local_num_cols = last_local_col - first_local_col + 1;

296:

297:    if (myid == 0)

298:    {

299:       hypre_printf("  RHS vector has unit components\n");

300:       hypre_printf("  Initial guess is 0\n");

301:    }

302:

303:    /* RHS */

304:    HYPRE_IJVectorCreate(hypre_MPI_COMM_WORLD, first_local_row, last_local_row, &ij_b);

305:    HYPRE_IJVectorSetObjectType(ij_b, HYPRE_PARCSR);

306:    HYPRE_IJVectorInitialize(ij_b);

307:

308:    /* Initial guess */

309:    HYPRE_IJVectorCreate(hypre_MPI_COMM_WORLD, first_local_col, last_local_col, &ij_x);

310:    HYPRE_IJVectorSetObjectType(ij_x, HYPRE_PARCSR);

311:    HYPRE_IJVectorInitialize(ij_x);

312:

313:    values = hypre_CTAlloc(HYPRE_Real, local_num_rows);

314:

315:    HYPRE_IJVectorSetValues(ij_x, local_num_rows, NULL, values);

316:

317:    for (i = 0; i < local_num_rows; i++)

318:       values[i] = 1.0;

319:

320:    HYPRE_IJVectorSetValues(ij_b, local_num_rows, NULL, values);

321:    hypre_TFree(values);

322:

323:    ierr = HYPRE_IJVectorGetObject( ij_b, &object );

324:    b = (HYPRE_ParVector) object;

325:

326:    ierr = HYPRE_IJVectorGetObject( ij_x, &object );

327:    x = (HYPRE_ParVector) object;

328:

329:    hypre_EndTiming(time_index);

330:    hypre_PrintTiming("IJ Vector Setup", &wall_time, hypre_MPI_COMM_WORLD);

331:    hypre_FinalizeTiming(time_index);

332:    hypre_ClearTiming();

[...]

338:    if (print_system)

339:    {

340:       HYPRE_IJMatrixPrint(ij_A, "IJ.out.A");

341:       HYPRE_IJVectorPrint(ij_b, "IJ.out.b");

342:       HYPRE_IJVectorPrint(ij_x, "IJ.out.x0");

[...]

351:    if (problem_id == 1 )

352:    {

353:       time_index = hypre_InitializeTiming("PCG Setup");

354:       hypre_MPI_Barrier(hypre_MPI_COMM_WORLD);

355:       hypre_BeginTiming(time_index);

356:

357:       HYPRE_ParCSRPCGCreate(hypre_MPI_COMM_WORLD, &pcg_solver);

358:       HYPRE_PCGSetMaxIter(pcg_solver, max_iter);

359:       HYPRE_PCGSetTol(pcg_solver, tol);

360:       HYPRE_PCGSetTwoNorm(pcg_solver, 1);

361:       HYPRE_PCGSetRelChange(pcg_solver, rel_change);

362:       HYPRE_PCGSetPrintLevel(pcg_solver, ioutdat);

363:       HYPRE_PCGSetAbsoluteTol(pcg_solver, atol);

364:

365:       /* use BoomerAMG as preconditioner */

366:       if (myid == 0 && print_stats) hypre_printf("Solver: AMG-PCG\n");

367:       HYPRE_BoomerAMGCreate(&pcg_precond);

368:       HYPRE_BoomerAMGSetTol(pcg_precond, pc_tol);

369:       HYPRE_BoomerAMGSetCoarsenType(pcg_precond, coarsen_type);

370:       HYPRE_BoomerAMGSetPMaxElmts(pcg_precond, P_max_elmts);

371:       HYPRE_BoomerAMGSetPrintLevel(pcg_precond, poutdat);

372:       HYPRE_BoomerAMGSetMaxIter(pcg_precond, 1);

373:       HYPRE_BoomerAMGSetNumSweeps(pcg_precond, num_sweeps);

374:       if (relax_type > -1) HYPRE_BoomerAMGSetRelaxType(pcg_precond, relax_type);

375:       HYPRE_BoomerAMGSetDebugFlag(pcg_precond, debug_flag);

376:       HYPRE_BoomerAMGSetAggNumLevels(pcg_precond, agg_num_levels);

377:       HYPRE_BoomerAMGSetRAP2(pcg_precond, rap2);

378:       HYPRE_BoomerAMGSetKeepTranspose(pcg_precond, keepTranspose);

379:       HYPRE_PCGSetMaxIter(pcg_solver, mg_max_iter);

380:       HYPRE_PCGSetPrecond(pcg_solver,

381:                              (HYPRE_PtrToSolverFcn) HYPRE_BoomerAMGSolve,

382:                              (HYPRE_PtrToSolverFcn) HYPRE_BoomerAMGSetup,

383:                              pcg_precond);

384:

385:       HYPRE_PCGGetPrecond(pcg_solver, &pcg_precond_gotten);

386:       if (pcg_precond_gotten !=  pcg_precond)

387:       {

388:          hypre_printf("HYPRE_ParCSRPCGGetPrecond got bad precond\n");

389:          return(-1);

390:       }

391:       else

392:          if (myid == 0 && print_stats)

393:             hypre_printf("HYPRE_ParCSRPCGGetPrecond got good precond\n");

394:

395:       HYPRE_PCGSetup(pcg_solver, (HYPRE_Matrix)parcsr_A,

396:                      (HYPRE_Vector)b, (HYPRE_Vector)x);

397:

398:       hypre_MPI_Barrier(hypre_MPI_COMM_WORLD);

399:       hypre_EndTiming(time_index);

400:       hypre_PrintTiming("Problem 1: AMG Setup Time", &wall_time, hypre_MPI_COMM_WORLD);

401:       hypre_FinalizeTiming(time_index);

402:       hypre_ClearTiming();

403:       fflush(NULL);

404:

405:       HYPRE_BoomerAMGGetCumNnzAP(pcg_precond, &cum_nnz_AP);

406:

407:       FOM1 = cum_nnz_AP/ wall_time;

408:

409:       if (myid == 0)

410:             printf ("\nFOM_Setup: nnz_AP / Setup Phase Time: %e\n\n", FOM1);

411:

412:       time_index = hypre_InitializeTiming("PCG Solve");

413:       hypre_MPI_Barrier(hypre_MPI_COMM_WORLD);

414:       hypre_BeginTiming(time_index);

415:

416:       HYPRE_PCGSolve(pcg_solver, (HYPRE_Matrix)parcsr_A,

417:                      (HYPRE_Vector)b, (HYPRE_Vector)x);

418:

419:       hypre_MPI_Barrier(hypre_MPI_COMM_WORLD);

420:       hypre_EndTiming(time_index);

421:       hypre_PrintTiming("Problem 1: AMG-PCG Solve Time", &wall_time, hypre_MPI_COMM_WORLD);

422:       hypre_FinalizeTiming(time_index);

423:       hypre_ClearTiming();

424:       fflush(NULL);

425:

426:       HYPRE_PCGGetNumIterations(pcg_solver, &num_iterations);

427:       HYPRE_PCGGetFinalRelativeResidualNorm(pcg_solver, &final_res_norm);

428:

429:

430:       HYPRE_BoomerAMGDestroy(pcg_precond);

431:

432:       HYPRE_ParCSRPCGDestroy(pcg_solver);

433:

434:       FOM2 = cum_nnz_AP*(HYPRE_Real)num_iterations/ wall_time;

435:

436:       if (myid == 0)

437:       {

438:          hypre_printf("\n");

439:          hypre_printf("Iterations = %d\n", num_iterations);

440:          hypre_printf("Final Relative Residual Norm = %e\n", final_res_norm);

441:          hypre_printf("\n");

442:          printf ("\nFOM_Solve: nnz_AP * Iterations / Solve Phase Time: %e\n\n", FOM2);

443:          FOM1 += 3.0*FOM2;

444:          FOM1 /= 4.0;

445:          printf ("\n\nFigure of Merit (FOM_1): %e\n\n", FOM1);

[...]

458:       AddOrRestoreAIJ(ij_A, diagonal, 0);

459:       time_index = hypre_InitializeTiming("GMRES Solve");

460:       hypre_MPI_Barrier(hypre_MPI_COMM_WORLD);

461:       hypre_BeginTiming(time_index);

462:       for (j=0; j < time_steps; j++)

463:       {

464:

465:          HYPRE_ParCSRGMRESCreate(hypre_MPI_COMM_WORLD, &pcg_solver);

466:          HYPRE_GMRESSetKDim(pcg_solver, k_dim);

467:          HYPRE_GMRESSetMaxIter(pcg_solver, max_iter);

468:          HYPRE_GMRESSetTol(pcg_solver, tol);

469:          HYPRE_GMRESSetAbsoluteTol(pcg_solver, atol);

470:          HYPRE_GMRESSetLogging(pcg_solver, 1);

471:          HYPRE_GMRESSetPrintLevel(pcg_solver, ioutdat);

472:          HYPRE_GMRESSetRelChange(pcg_solver, rel_change);

473:

474:          /* use BoomerAMG as preconditioner */

475:          if (myid == 0 && print_stats) hypre_printf("Solver: AMG-GMRES\n");

476:

477:          HYPRE_BoomerAMGCreate(&pcg_precond);

478:          HYPRE_BoomerAMGSetTol(pcg_precond, pc_tol);

479:          HYPRE_BoomerAMGSetCoarsenType(pcg_precond, coarsen_type);

480:          HYPRE_BoomerAMGSetPMaxElmts(pcg_precond, P_max_elmts);

481:          HYPRE_BoomerAMGSetPrintLevel(pcg_precond, poutdat);

482:          HYPRE_BoomerAMGSetMaxIter(pcg_precond, 1);

483:          HYPRE_BoomerAMGSetNumSweeps(pcg_precond, num_sweeps);

484:          if (relax_type > -1) HYPRE_BoomerAMGSetRelaxType(pcg_precond, relax_type);

485:          HYPRE_BoomerAMGSetDebugFlag(pcg_precond, debug_flag);

486:          HYPRE_BoomerAMGSetAggNumLevels(pcg_precond, agg_num_levels);

487:          HYPRE_BoomerAMGSetRAP2(pcg_precond, rap2);

488:          HYPRE_BoomerAMGSetKeepTranspose(pcg_precond, keepTranspose);

489:          HYPRE_GMRESSetMaxIter(pcg_solver, mg_max_iter);

490:          HYPRE_GMRESSetPrecond(pcg_solver,

491:                                (HYPRE_PtrToSolverFcn) HYPRE_BoomerAMGSolve,

492:                                (HYPRE_PtrToSolverFcn) HYPRE_BoomerAMGSetup,

493:                                pcg_precond);

494:

495:          HYPRE_GMRESGetPrecond(pcg_solver, &pcg_precond_gotten);

496:          if (pcg_precond_gotten != pcg_precond)

497:          {

498:             hypre_printf("HYPRE_GMRESGetPrecond got bad precond\n");

499:             return(-1);

500:          }

501:          else

502:             if (myid == 0 && print_stats)

503:                hypre_printf("HYPRE_GMRESGetPrecond got good precond\n");

504:          HYPRE_GMRESSetup (pcg_solver, (HYPRE_Matrix)parcsr_A, (HYPRE_Vector)b, (HYPRE_Vector)x);

505:          HYPRE_BoomerAMGGetCumNnzAP(pcg_precond, &nnz_AP);

506:          cum_nnz_AP += nnz_AP;

507:

508:          HYPRE_GMRESSolve (pcg_solver, (HYPRE_Matrix)parcsr_A, (HYPRE_Vector)b, (HYPRE_Vector)x);

509:

510:          HYPRE_GMRESGetNumIterations(pcg_solver, &num_iterations);

511:          HYPRE_GMRESGetFinalRelativeResidualNorm(pcg_solver,&final_res_norm);

512:          if (myid == 0 && print_stats)

513:          {

514:             hypre_printf("\n");

515:             hypre_printf("GMRES Iterations = %d\n", num_iterations);

516:             hypre_printf("Final GMRES Relative Residual Norm = %e\n", final_res_norm);

517:             hypre_printf("\n");

518:          }

519:          cum_num_its += num_iterations;

520:

521:          for (i=0; i < 4; i++)

522:          {

523:             HYPRE_Int gmres_iter = 6-i;

524:             eps = 0.01;

525:             AddOrRestoreAIJ(ij_A, eps, 1);

526:             HYPRE_ParVectorAxpy(eps,x,b);

527:             HYPRE_GMRESSetMaxIter(pcg_solver, gmres_iter);

528:             HYPRE_GMRESSetTol(pcg_solver, 0.0);

529:             HYPRE_GMRESSolve(pcg_solver, (HYPRE_Matrix)parcsr_A, (HYPRE_Vector)b, (HYPRE_Vector)x);

530:             HYPRE_GMRESGetNumIterations(pcg_solver, &num_iterations);

531:             HYPRE_GMRESGetFinalRelativeResidualNorm(pcg_solver,&final_res_norm);

532:             if (myid == 0 && print_stats)

533:             {

534:                hypre_printf("\n");

535:                hypre_printf("GMRES Iterations = %d\n", num_iterations);

536:                hypre_printf("Final GMRES Relative Residual Norm = %e\n", final_res_norm);

537:                hypre_printf("\n");

538:             }

539:             cum_num_its += num_iterations;

540:          }

541:

542:          HYPRE_BoomerAMGDestroy(pcg_precond);

543:

544:          HYPRE_ParCSRGMRESDestroy(pcg_solver);

545:

546:          if (j < time_steps)

547:          {

548:             diagonal -= 0.1 ;

549:             AddOrRestoreAIJ(ij_A, diagonal, 0);

550:             HYPRE_ParVectorSetConstantValues(x,0.0);

551:             HYPRE_ParVectorSetConstantValues(b,1.0);

552:          }

553:       }

554:       hypre_MPI_Barrier(hypre_MPI_COMM_WORLD);

555:       hypre_EndTiming(time_index);

556:       hypre_PrintTiming("Problem 2: Cumulative AMG-GMRES Solve Time", &wall_time, hypre_MPI_COMM_WORLD);

557:       hypre_FinalizeTiming(time_index);

558:       hypre_ClearTiming();

559:       if (myid == 0)

560:       {

561:          hypre_printf("\n");

562:          hypre_printf("No. of Time Steps = %d\n", time_steps);

563:          hypre_printf("Cum. No. of Iterations = %d\n", cum_num_its);

564:          hypre_printf("Final Relative Residual Norm = %e\n", final_res_norm);

565:          hypre_printf("\n");

566:          cum_nnz_AP /= (HYPRE_Real)time_steps;

567:          printf ("\nnnz AP * (Iterations + time_steps) / Total Time: \n");

568:          printf ("\nFigure of Merit (FOM_2): %e\n\n", (cum_nnz_AP*(HYPRE_Real)(cum_num_its +time_steps)/ wall_time));

569:          hypre_printf("\n");

[...]

578:    if (print_system)

579:    {

580:       HYPRE_IJVectorPrint(ij_x, "IJ.out.x");

[...]

587:    HYPRE_IJMatrixDestroy(ij_A);

588:

589:    HYPRE_IJVectorDestroy(ij_b);

590:

591:    HYPRE_IJVectorDestroy(ij_x);

592:

593: /*

594:   hypre_FinalizeMemoryDebug();

595: */

596:    hypre_MPI_Finalize();

597:

598:    return (0);

599: }

[...]

2301:    HYPRE_IJMatrixGetLocalRange(ij_A, &first_row, &last_row, &first_col, &last_col);

2302:

2303:    local_size = last_row-first_row+1;

2304:    num_cols = hypre_CTAlloc(HYPRE_Int, local_size);

2305:    row_nums = hypre_CTAlloc(HYPRE_Int, local_size);

2306:    col_nums = hypre_CTAlloc(HYPRE_Int, local_size);

2307:    data = hypre_CTAlloc(HYPRE_Real, local_size);

2308:

2309: #ifdef HYPRE_USING_OPENMP

2310: #pragma omp parallel for private(i) HYPRE_SMP_SCHEDULE

[...]

2321:       HYPRE_IJMatrixAddToValues(ij_A, local_size, num_cols, row_nums,

[...]

2327:    HYPRE_IJMatrixAssemble(ij_A);

0x40fba0 SUB	SP, SP, #464

0x40fba4 STR	D12, [SP, #320]

0x40fba8 STP	D11, D10, [SP, #336]

0x40fbac STP	D9, D8, [SP, #352]

0x40fbb0 STP	X29, X30, [SP, #368]

0x40fbb4 STP	X28, X27, [SP, #384]

0x40fbb8 STP	X26, X25, [SP, #400]

0x40fbbc STP	X24, X23, [SP, #416]

0x40fbc0 STP	X22, X21, [SP, #432]

0x40fbc4 STP	X20, X19, [SP, #448]

0x40fbc8 ADD	X29, SP, #368

0x40fbcc STUR	W0, [X29, #380]

0x40fbd0 STUR	X1, [X29, #368]

0x40fbd4 SUB	X0, X29, #132

0x40fbd8 SUB	X1, X29, #144

0x40fbdc STR	XZR, [SP, #160]

0x40fbe0 STR	XZR, [SP, #88]

0x40fbe4 BL	4af950

0x40fbe8 ADRP	X0,

0x40fbec ADD	X1, SP, #144

0x40fbf0 LDR	X0, [X0, #3832]

0x40fbf4 BL	4afa60

0x40fbf8 LDUR	W28, [X29, #380]

0x40fbfc CMP	W28, #1

0x40fc00 B.GT	40fc30

0x40fc04 ORR	W9, WZR, WZR

0x40fc08 CMP	W28, #1

0x40fc0c B.GE	40fc74

0x40fc10 MOVZ	W8, #1

0x40fc14 STP	XZR, XZR, [SP, #48]

0x40fc18 STP	XZR, XZR, [SP, #64]

0x40fc1c ORR	X28, XZR, XZR

0x40fc20 MOVZ	W27, #1

0x40fc24 MOVZ	W19, #1

0x40fc28 STR	X8, [SP, #40]

0x40fc2c B	40fda8

0x40fc30 LDUR	X21, [X29, #368]

0x40fc34 SBFM	X20, X28, #0, #31

0x40fc38 MOVZ	W22, #1

0x40fc3c ADRP	X19,

0x40fc40 ADD	X19, X19, #208

(6) 0x40fc44 LDR	X0, [X21, X22,LSL #3]

(6) 0x40fc48 ORR	X1, XZR, X19

(6) 0x40fc4c BL	40f640

(6) 0x40fc50 CMP	W0, #0

(6) 0x40fc54 CSINC	X22, X22, X22, #0

(6) 0x40fc58 CMP	X22, X20

(6) 0x40fc5c CCMP	W0, #0, #4, #11

(6) 0x40fc60 B.NE	40fc44

0x40fc64 CMP	W0, #0

0x40fc68 CSINC	W9, WZR, WZR, #1

0x40fc6c CMP	W28, #1

0x40fc70 B.LT	40fc10

0x40fc74 ORR	X26, XZR, XZR

0x40fc78 MOVZ	W19, #1

0x40fc7c ADRP	X20,

0x40fc80 ADD	X20, X20, #214

0x40fc84 STR	W9, [SP, #32]

0x40fc88 STP	XZR, XZR, [SP, #64]

0x40fc8c STR	XZR, [SP, #24]

0x40fc90 MOVZ	W24, #3

0x40fc94 ADRP	X21,

0x40fc98 ADD	X21, X21, #223

0x40fc9c ADRP	X22,

0x40fca0 ADD	X22, X22, #235

0x40fca4 STP	XZR, XZR, [SP, #48]

0x40fca8 MOVZ	W27, #1

0x40fcac MOVZ	W8, #1

0x40fcb0 STR	X8, [SP, #40]

0x40fcb4 B	40fcf0

0x40fcb8 HINT	#0

0x40fcbc HINT	#0

(4) 0x40fcc0 ADD	X26, X26, #1

(4) 0x40fcc4 ORR	X1, XZR, XZR

(4) 0x40fcc8 MOVZ	W2, #10

(4) 0x40fccc LDR	X0, [X23, X26,LSL #3]

(4) 0x40fcd0 BL	40f570

(4) 0x40fcd4 LDUR	W28, [X29, #380]

(4) 0x40fcd8 SBFM	X27, X0, #0, #31

(4) 0x40fcdc CMP	W27, #2

(4) 0x40fce0 CSEL	X19, X24, X19, #0

  (5) 0x40fce4 ADD	X26, X26, #1

  (5) 0x40fce8 CMP	X26, W28,SXTW

  (5) 0x40fcec B.GE	40fda0

  (5) 0x40fcf0 LDUR	X23, [X29, #368]

  (5) 0x40fcf4 ORR	X1, XZR, X20

  (5) 0x40fcf8 LDR	X25, [X23, X26,LSL #3]

  (5) 0x40fcfc ORR	X0, XZR, X25

  (5) 0x40fd00 BL	40f640

  (5) 0x40fd04 CBZ	W0, 40fcc0

  (5) 0x40fd08 ORR	X0, XZR, X25

  (5) 0x40fd0c ORR	X1, XZR, X21

  (5) 0x40fd10 BL	40f640

  (5) 0x40fd14 CBZ	W0, 40fd68

  (5) 0x40fd18 ORR	X0, XZR, X25

  (5) 0x40fd1c ORR	X1, XZR, X22

  (5) 0x40fd20 BL	40f640

  (5) 0x40fd24 CBZ	W0, 40fd78

  (5) 0x40fd28 ORR	X0, XZR, X25

  (5) 0x40fd2c ADRP	X1,

  (5) 0x40fd30 ADD	X1, X1, #250

  (5) 0x40fd34 BL	40f640

  (5) 0x40fd38 CBZ	W0, 40fd94

  (5) 0x40fd3c ORR	X0, XZR, X25

  (5) 0x40fd40 ADRP	X1,

  (5) 0x40fd44 ADD	X1, X1, #257

  (5) 0x40fd48 BL	40f640

  (5) 0x40fd4c LDR	X8, [SP, #40]

  (5) 0x40fd50 CMP	W0, #0

  (5) 0x40fd54 CSEL	X9, XZR, X8, #0

  (5) 0x40fd58 LDR	X8, [SP, #48]

  (5) 0x40fd5c CSINC	X8, X8, XZR, #1

  (5) 0x40fd60 STP	X9, X8, [SP, #40]

  (5) 0x40fd64 B	40fce4

  (5) 0x40fd68 MOVZ	W8, #1

  (5) 0x40fd6c STR	X8, [SP, #64]

  (5) 0x40fd70 MOVZ	W8, #1

  (5) 0x40fd74 B	40fd84

  (5) 0x40fd78 MOVZ	W8, #1

  (5) 0x40fd7c STR	X8, [SP, #64]

  (5) 0x40fd80 MOVZ	W8, #3

  (5) 0x40fd84 STR	X8, [SP, #56]

  (5) 0x40fd88 MOVZ	W8, #1

  (5) 0x40fd8c STR	X8, [SP, #72]

  (5) 0x40fd90 B	40fce4

  (5) 0x40fd94 MOVZ	W8, #1

  (5) 0x40fd98 STR	X8, [SP, #24]

  (5) 0x40fd9c B	40fce4

0x40fda0 LDR	X28, [SP, #24]

0x40fda4 LDR	W9, [SP, #32]

0x40fda8 LDR	X8, [SP, #144]

0x40fdac CMP	X8, #0

0x40fdb0 CSEL	W9, WZR, W9, #1

0x40fdb4 CMP	W9, #1

0x40fdb8 B.EQ	410920

0x40fdbc CBNZ	X8, 40fddc

0x40fdc0 ADRP	X0,

0x40fdc4 ADD	X0, X0, #801

0x40fdc8 BL	4ae640

0x40fdcc ORR	X1, XZR, X19

0x40fdd0 ADRP	X0,

0x40fdd4 ADD	X0, X0, #840

0x40fdd8 BL	4ae640

0x40fddc ADRP	X0,

0x40fde0 ADD	X0, X0, #862

0x40fde4 BL	4b0700

0x40fde8 ORR	X20, XZR, X0

0x40fdec BL	4b0ad0

0x40fdf0 LDURSW	X0, [X29, #380]

0x40fdf4 LDUR	X1, [X29, #368]

0x40fdf8 ADD	X2, SP, #96

0x40fdfc SUB	X3, X29, #176

0x40fe00 BL	4109e0

0x40fe04 LDUR	X19, [X29, #336]

0x40fe08 SUB	X1, X29, #168

0x40fe0c ORR	X0, XZR, X19

0x40fe10 BL	496960

0x40fe14 LDUR	X21, [X29, #344]

0x40fe18 ORR	X0, XZR, X20

0x40fe1c BL	4b0ba0

0x40fe20 ADRP	X2,

0x40fe24 ADRP	X0,

0x40fe28 ADD	X0, X0, #879

0x40fe2c ADD	X1, SP, #104

0x40fe30 LDR	X2, [X2, #3832]

0x40fe34 BL	4b0da0

0x40fe38 ORR	X0, XZR, X20

0x40fe3c BL	4b0970

0x40fe40 BL	4b0c80

0x40fe44 ADRP	X0,

0x40fe48 ADD	X0, X0, #895

0x40fe4c BL	4b0700

0x40fe50 ORR	X20, XZR, X0

0x40fe54 BL	4b0ad0

0x40fe58 ORR	X0, XZR, X21

0x40fe5c ADD	X1, SP, #136

0x40fe60 ADD	X2, SP, #128

0x40fe64 ADD	X3, SP, #120

0x40fe68 ADD	X4, SP, #112

0x40fe6c ORR	X24, XZR, X21

0x40fe70 BL	483140

0x40fe74 LDP	X23, X26, [SP, #128]

0x40fe78 LDR	X8, [SP, #144]

0x40fe7c SUB	X25, X23, X26

0x40fe80 ADD	X21, X25, #1

0x40fe84 CBZ	X8, 40fe94

0x40fe88 ORR	X2, XZR, X23

0x40fe8c ORR	X1, XZR, X26

0x40fe90 B	40feb0

0x40fe94 ADRP	X0,

0x40fe98 ADD	X0, X0, #917

0x40fe9c BL	4ae640

0x40fea0 ADRP	X0,

0x40fea4 ADD	X0, X0, #951

0x40fea8 BL	4ae640

0x40feac LDP	X2, X1, [SP, #128]

0x40feb0 ADRP	X22,

0x40feb4 ADD	X3, SP, #184

0x40feb8 LDR	X22, [X22, #3832]

0x40febc ORR	X0, XZR, X22

0x40fec0 BL	497120

0x40fec4 LDR	X0, [SP, #184]

0x40fec8 MOVZ	W1, #5555

0x40fecc BL	497700

0x40fed0 LDR	X0, [SP, #184]

0x40fed4 BL	497360

0x40fed8 LDP	X2, X1, [SP, #112]

0x40fedc ORR	X0, XZR, X22

0x40fee0 ADD	X3, SP, #176

0x40fee4 BL	497120

0x40fee8 LDR	X0, [SP, #176]

0x40feec MOVZ	W1, #5555

0x40fef0 BL	497700

0x40fef4 LDR	X0, [SP, #176]

0x40fef8 BL	497360

0x40fefc ORR	X0, XZR, X21

0x40ff00 MOVZ	W1, #8

0x40ff04 BL	4ae430

0x40ff08 ORR	X22, XZR, X0

0x40ff0c LDR	X0, [SP, #176]

0x40ff10 ORR	X1, XZR, X21

0x40ff14 ORR	X2, XZR, XZR

0x40ff18 ORR	X3, XZR, X22

0x40ff1c BL	497460

0x40ff20 TBNZ	X25, #63, 40ff98

0x40ff24 CNTW	X9, ALL

0x40ff28 ADD	X11, X25, #1

0x40ff2c CMP	X11, X9

0x40ff30 B.CS	40ff3c

0x40ff34 ORR	X8, XZR, XZR

0x40ff38 B	40ff78

0x40ff3c UDIV	X8, X11, X9

0x40ff40 ORR	X10, XZR, XZR

0x40ff44 ADDVL	X12, X22, #1

0x40ff48 PTRUE	P0.D, ALL

0x40ff4c FDUP	Z0.D, #112

0x40ff50 MADD	X8, X8, X9, XZR

0x40ff54 SUB	X11, X11, X8

0x40ff58 HINT	#0

0x40ff5c HINT	#0

(2) 0x40ff60 ST1D	{Z0.D}, P0, [X22, X10,LSL #3]

(2) 0x40ff64 ST1D	{Z0.D}, P0, [X12, X10,LSL #3]

(2) 0x40ff68 ADD	X10, X10, X9

(2) 0x40ff6c CMP	X8, X10

(2) 0x40ff70 B.NE	40ff60

0x40ff74 CBZ	X11, 40ff98

0x40ff78 ADD	X9, X8, X26

0x40ff7c ORN	X10, XZR, X23

0x40ff80 ADD	X8, X22, X8,LSL #3

0x40ff84 ADD	X9, X10, X9

0x40ff88 MOVZ	X10, #16368

(3) 0x40ff8c STR	X10, [X8], #8

(3) 0x40ff90 ADDS	X9, X9, #1

(3) 0x40ff94 B.CC	40ff8c

0x40ff98 LDR	X0, [SP, #184]

0x40ff9c ORR	X1, XZR, X21

0x40ffa0 ORR	X2, XZR, XZR

0x40ffa4 ORR	X3, XZR, X22

0x40ffa8 BL	497460

0x40ffac ORR	X0, XZR, X22

0x40ffb0 BL	4ae530

0x40ffb4 LDR	X0, [SP, #184]

0x40ffb8 SUB	X1, X29, #168

0x40ffbc BL	497830

0x40ffc0 LDR	X0, [SP, #176]

0x40ffc4 LDUR	X25, [X29, #344]

0x40ffc8 SUB	X1, X29, #168

0x40ffcc BL	497830

0x40ffd0 LDUR	X26, [X29, #344]

0x40ffd4 ORR	X0, XZR, X20

0x40ffd8 BL	4b0ba0

0x40ffdc ADRP	X2,

0x40ffe0 ADRP	X0,

0x40ffe4 ADD	X0, X0, #973

0x40ffe8 ADD	X1, SP, #104

0x40ffec LDR	X2, [X2, #3832]

0x40fff0 BL	4b0da0

0x40fff4 ORR	X0, XZR, X20

0x40fff8 BL	4b0970

0x40fffc BL	4b0c80

0x410000 CBZ	X28, 410034

0x410004 ORR	X0, XZR, X19

0x410008 ADRP	X1, 4b3008

0x41000c ADD	X1, X1, #989

0x410010 BL	496e60

0x410014 LDR	X0, [SP, #184]

0x410018 ADRP	X1, 4b3018

0x41001c ADD	X1, X1, #998

0x410020 BL	497b60

0x410024 LDR	X0, [SP, #176]

0x410028 ADRP	X1, 4b3028

0x41002c ADD	X1, X1, #1007

0x410030 BL	497b60

0x410034 CMP	X27, #2

0x410038 B.EQ	4101b4

0x41003c CMP	X27, #1

0x410040 B.NE	4108c0

0x410044 ADRP	X0, 4b3044

0x410048 ADD	X0, X0, #1017

0x41004c BL	4b0700

0x410050 ADRP	X21,

0x410054 ORR	X20, XZR, X0

0x410058 LDR	X21, [X21, #3832]

0x41005c ORR	X0, XZR, X21

0x410060 BL	4af9d0

0x410064 ORR	X0, XZR, X20

0x410068 BL	4b0ad0

0x41006c ORR	X0, XZR, X21

0x410070 ADD	X1, SP, #168

0x410074 BL	415240

0x410078 LDR	X0, [SP, #168]

0x41007c MOVZ	W1, #1000

0x410080 BL	4abcb0

0x410084 ADRP	X8, 4b3084

0x410088 LDR	X0, [SP, #168]

0x41008c LDR	D0, [X8, #184]

0x410090 BL	4abc10

0x410094 LDR	X0, [SP, #168]

0x410098 MOVZ	W1, #1

0x41009c BL	4abcf0

0x4100a0 LDR	X0, [SP, #168]

0x4100a4 ORR	X1, XZR, XZR

0x4100a8 BL	4abd10

0x4100ac LDR	X0, [SP, #168]

0x4100b0 LDR	X1, [SP, #56]

0x4100b4 BL	4abdb0

0x4100b8 LDR	X0, [SP, #168]

0x4100bc MOVI	D0, #0

0x4100c0 BL	4abc30

0x4100c4 LDR	X8, [SP, #144]

0x4100c8 CBNZ	X8, 4100e0

0x4100cc LDR	X8, [SP, #72]

0x4100d0 CBZ	X8, 4100e0

0x4100d4 ADRP	X0,

0x4100d8 ADD	X0, X0, #1027

0x4100dc BL	4ae640

0x4100e0 ADD	X0, SP, #160

0x4100e4 BL	4146c0

0x4100e8 LDR	X0, [SP, #160]

0x4100ec MOVI	D0, #0

0x4100f0 BL	4149f0

0x4100f4 LDR	X0, [SP, #160]

0x4100f8 MOVZ	W1, #8

0x4100fc BL	414930

0x410100 LDR	X0, [SP, #160]

0x410104 MOVZ	W1, #8

0x410108 BL	414870

0x41010c LDR	X0, [SP, #160]

0x410110 LDR	X1, [SP, #64]

0x410114 BL	414d80

0x410118 LDR	X0, [SP, #160]

0x41011c MOVZ	W1, #1

0x410120 BL	414910

0x410124 LDR	X0, [SP, #160]

0x410128 MOVZ	W1, #2

0x41012c BL	414a20

0x410130 LDR	X0, [SP, #160]

0x410134 MOVZ	W1, #18

0x410138 BL	414cb0

0x41013c LDR	X0, [SP, #160]

0x410140 ORR	X1, XZR, XZR

0x410144 BL	414db0

0x410148 LDR	X0, [SP, #160]

0x41014c MOVZ	W1, #1

0x410150 BL	414e90

0x410154 LDR	X0, [SP, #160]

0x410158 LDR	X1, [SP, #40]

0x41015c BL	415040

0x410160 LDR	X0, [SP, #160]

0x410164 LDR	X1, [SP, #48]

0x410168 BL	415050

0x41016c LDR	X0, [SP, #168]

0x410170 MOVZ	W1, #100

0x410174 BL	4abcb0

0x410178 ADRP	X1,

0x41017c ADRP	X2,

0x410180 LDP	X3, X0, [SP, #160]

0x410184 LDR	X1, [X1, #4000]

0x410188 LDR	X2, [X2, #3912]

0x41018c BL	4abd70

0x410190 LDR	X0, [SP, #168]

0x410194 ADD	X1, SP, #152

0x410198 BL	4abd80

0x41019c LDP	X8, X9, [SP, #152]

0x4101a0 CMP	X8, X9

0x4101a4 B.EQ	410700

0x4101a8 ADRP	X0,

0x4101ac ADD	X0, X0, #1044

0x4101b0 B	410620

0x4101b4 MOVZ	X8, #32768

0x4101b8 ORR	X0, XZR, X19

0x4101bc ORR	X1, XZR, XZR

0x4101c0 STR	X28, [SP, #24]

0x4101c4 MOVK	X8, #16442

0x4101c8 FMOV	D8, X8

0x4101cc FMOV	D0, D8

0x4101d0 BL	410ee0

0x4101d4 ADRP	X0,

0x4101d8 ADD	X0, X0, #1365

0x4101dc BL	4b0700

0x4101e0 ORR	X20, XZR, X0

0x4101e4 ADRP	X0,

0x4101e8 LDR	X0, [X0, #3832]

0x4101ec BL	4af9d0

0x4101f0 ORR	X0, XZR, X20

0x4101f4 STR	X20, [SP, #16]

0x4101f8 BL	4b0ad0

0x4101fc ADRP	X8,

0x410200 ORR	X20, XZR, XZR

0x410204 ORR	X27, XZR, XZR

0x410208 ADRP	X28,

0x41020c ADD	X28, X28, #106

0x410210 LDR	D9, [X8, #184]

0x410214 ADRP	X8,

0x410218 ADRP	X22,

0x41021c ADD	X22, X22, #376

0x410220 LDR	D10, [X8, #192]

0x410224 ADRP	X8,

0x410228 ADRP	X23, 414228

0x41022c ADD	X23, X23, #1120

0x410230 LDR	D11, [X8, #200]

0x410234 B	41028c

0x410238 HINT	#0

0x41023c HINT	#0

(0) 0x410240 LDR	X0, [SP, #160]

(0) 0x410244 BL	414730

(0) 0x410248 LDR	X0, [SP, #168]

(0) 0x41024c BL	415150

(0) 0x410250 FADD	D8, D8, D11

(0) 0x410254 ORR	X0, XZR, X19

(0) 0x410258 ORR	X1, XZR, XZR

(0) 0x41025c FMOV	D0, D8

(0) 0x410260 BL	410ee0

(0) 0x410264 MOVI	D0, #0

(0) 0x410268 ORR	X0, XZR, X26

(0) 0x41026c BL	4834a0

(0) 0x410270 FMOV	D0, #1.0000000

(0) 0x410274 ORR	X0, XZR, X25

(0) 0x410278 BL	4834a0

(0) 0x41027c LDR	X20, [SP, #32]

(0) 0x410280 ADD	X20, X20, #1

(0) 0x410284 CMP	X20, #6

(0) 0x410288 B.EQ	41062c

(0) 0x41028c ADRP	X0,

(0) 0x410290 ADD	X1, SP, #168

(0) 0x410294 LDR	X0, [X0, #3832]

(0) 0x410298 BL	415060

(0) 0x41029c LDR	X0, [SP, #168]

(0) 0x4102a0 MOVZ	W1, #20

(0) 0x4102a4 BL	4aba30

(0) 0x4102a8 LDR	X0, [SP, #168]

(0) 0x4102ac MOVZ	W1, #1000

(0) 0x4102b0 BL	4abad0

(0) 0x4102b4 LDR	X0, [SP, #168]

(0) 0x4102b8 FMOV	D0, D9

(0) 0x4102bc BL	4aba50

(0) 0x4102c0 LDR	X0, [SP, #168]

(0) 0x4102c4 MOVI	D0, #0

(0) 0x4102c8 BL	4aba70

(0) 0x4102cc LDR	X0, [SP, #168]

(0) 0x4102d0 MOVZ	W1, #1

(0) 0x4102d4 BL	4abb90

(0) 0x4102d8 LDR	X0, [SP, #168]

(0) 0x4102dc LDR	X1, [SP, #56]

(0) 0x4102e0 BL	4abb70

(0) 0x4102e4 LDR	X0, [SP, #168]

(0) 0x4102e8 ORR	X1, XZR, XZR

(0) 0x4102ec BL	4abb10

(0) 0x4102f0 LDR	X8, [SP, #144]

(0) 0x4102f4 CBNZ	X8, 41030c

(0) 0x4102f8 LDR	X8, [SP, #72]

(0) 0x4102fc CBZ	X8, 41030c

(0) 0x410300 ADRP	X0,

(0) 0x410304 ADD	X0, X0, #1377

(0) 0x410308 BL	4ae640

(0) 0x41030c ADD	X0, SP, #160

(0) 0x410310 BL	4146c0

(0) 0x410314 LDR	X0, [SP, #160]

(0) 0x410318 MOVI	D0, #0

(0) 0x41031c BL	4149f0

(0) 0x410320 LDR	X0, [SP, #160]

(0) 0x410324 MOVZ	W1, #8

(0) 0x410328 BL	414930

(0) 0x41032c LDR	X0, [SP, #160]

(0) 0x410330 MOVZ	W1, #8

(0) 0x410334 BL	414870

(0) 0x410338 LDR	X0, [SP, #160]

(0) 0x41033c LDR	X1, [SP, #64]

(0) 0x410340 BL	414d80

(0) 0x410344 LDR	X0, [SP, #160]

(0) 0x410348 MOVZ	W1, #1

(0) 0x41034c BL	414910

(0) 0x410350 LDR	X0, [SP, #160]

(0) 0x410354 MOVZ	W1, #2

(0) 0x410358 BL	414a20

(0) 0x41035c LDR	X0, [SP, #160]

(0) 0x410360 MOVZ	W1, #18

(0) 0x410364 BL	414cb0

(0) 0x410368 LDR	X0, [SP, #160]

(0) 0x41036c ORR	X1, XZR, XZR

(0) 0x410370 BL	414db0

(0) 0x410374 LDR	X0, [SP, #160]

(0) 0x410378 MOVZ	W1, #1

(0) 0x41037c BL	414e90

(0) 0x410380 LDR	X0, [SP, #160]

(0) 0x410384 LDR	X1, [SP, #40]

(0) 0x410388 BL	415040

(0) 0x41038c LDR	X0, [SP, #160]

(0) 0x410390 LDR	X1, [SP, #48]

(0) 0x410394 BL	415050

(0) 0x410398 LDR	X0, [SP, #168]

(0) 0x41039c MOVZ	W1, #100

(0) 0x4103a0 BL	4abad0

(0) 0x4103a4 ADRP	X1,

(0) 0x4103a8 ADRP	X2,

(0) 0x4103ac LDP	X3, X0, [SP, #160]

(0) 0x4103b0 LDR	X1, [X1, #4000]

(0) 0x4103b4 LDR	X2, [X2, #3912]

(0) 0x4103b8 BL	4abb50

(0) 0x4103bc LDR	X0, [SP, #168]

(0) 0x4103c0 ADD	X1, SP, #152

(0) 0x4103c4 BL	4abb60

(0) 0x4103c8 LDP	X8, X9, [SP, #152]

(0) 0x4103cc CMP	X8, X9

(0) 0x4103d0 B.NE	410618

(0) 0x4103d4 LDR	X8, [SP, #144]

(0) 0x4103d8 STR	X20, [SP, #32]

(0) 0x4103dc CBNZ	X8, 4103f4

(0) 0x4103e0 LDR	X8, [SP, #72]

(0) 0x4103e4 CBZ	X8, 4103f4

(0) 0x4103e8 ADRP	X0,

(0) 0x4103ec ADD	X0, X0, #1435

(0) 0x4103f0 BL	4ae640

(0) 0x4103f4 LDR	X0, [SP, #168]

(0) 0x4103f8 ORR	X1, XZR, X24

(0) 0x4103fc ORR	X2, XZR, X25

(0) 0x410400 ORR	X3, XZR, X26

(0) 0x410404 ORR	X20, XZR, X24

(0) 0x410408 BL	4aba10

(0) 0x41040c LDR	X0, [SP, #160]

(0) 0x410410 ADD	X1, SP, #80

(0) 0x410414 BL	414df0

(0) 0x410418 LDP	D0, D1, [SP, #80]

(0) 0x41041c LDR	X0, [SP, #168]

(0) 0x410420 ORR	X1, XZR, X24

(0) 0x410424 ORR	X2, XZR, X25

(0) 0x410428 FADD	D12, D0, D1

(0) 0x41042c ORR	X3, XZR, X26

(0) 0x410430 STR	D12, [SP, #88]

(0) 0x410434 BL	4aba20

(0) 0x410438 LDR	X0, [SP, #168]

(0) 0x41043c SUB	X1, X29, #152

(0) 0x410440 BL	4abbb0

(0) 0x410444 LDR	X0, [SP, #168]

(0) 0x410448 SUB	X1, X29, #160

(0) 0x41044c BL	4abbd0

(0) 0x410450 LDR	X8, [SP, #144]

(0) 0x410454 CBNZ	X8, 410490

(0) 0x410458 LDR	X8, [SP, #72]

(0) 0x41045c CBZ	X8, 410490

(0) 0x410460 ORR	X0, XZR, X28

(0) 0x410464 BL	4ae640

(0) 0x410468 LDUR	X1, [X29, #360]

(0) 0x41046c ADRP	X0,

(0) 0x410470 ADD	X0, X0, #1475

(0) 0x410474 BL	4ae640

(0) 0x410478 LDUR	D0, [X29, #352]

(0) 0x41047c ADRP	X0,

(0) 0x410480 ADD	X0, X0, #1498

(0) 0x410484 BL	4ae640

(0) 0x410488 ORR	X0, XZR, X28

(0) 0x41048c BL	4ae640

(0) 0x410490 LDUR	X8, [X29, #360]

(0) 0x410494 MOVZ	W20, #6

(0) 0x410498 ADD	X27, X8, X27

(0) 0x41049c B	4104b4

  (1) 0x4104a0 LDUR	X8, [X29, #360]

  (1) 0x4104a4 SUB	X20, X20, #1

  (1) 0x4104a8 CMP	X20, #2

  (1) 0x4104ac ADD	X27, X8, X27

  (1) 0x4104b0 B.EQ	410240

  (1) 0x4104b4 MOVZ	X8, #5243

  (1) 0x4104b8 ORR	X0, XZR, X19

  (1) 0x4104bc SUB	X1, X29, #64

  (1) 0x4104c0 SUB	X2, X29, #72

  (1) 0x4104c4 SUB	X3, X29, #80

  (1) 0x4104c8 SUB	X4, X29, #88

  (1) 0x4104cc MOVK	X8, #18350

  (1) 0x4104d0 MOVK	X8, #31457

  (1) 0x4104d4 MOVK	X8, #16260

  (1) 0x4104d8 STUR	X8, [X29, #472]

  (1) 0x4104dc BL	4968b0

  (1) 0x4104e0 LDP	X8, X9, [X29, #952]

  (1) 0x4104e4 MOVZ	W1, #8

  (1) 0x4104e8 SUB	X8, X8, X9

  (1) 0x4104ec ADD	X21, X8, #1

  (1) 0x4104f0 ORR	X0, XZR, X21

  (1) 0x4104f4 STUR	X21, [X29, #416]

  (1) 0x4104f8 BL	4ae430

  (1) 0x4104fc STUR	X0, [X29, #408]

  (1) 0x410500 ORR	X0, XZR, X21

  (1) 0x410504 MOVZ	W1, #8

  (1) 0x410508 BL	4ae430

  (1) 0x41050c STUR	X0, [X29, #400]

  (1) 0x410510 ORR	X0, XZR, X21

  (1) 0x410514 MOVZ	W1, #8

  (1) 0x410518 BL	4ae430

  (1) 0x41051c STUR	X0, [X29, #392]

  (1) 0x410520 ORR	X0, XZR, X21

  (1) 0x410524 MOVZ	W1, #8

  (1) 0x410528 BL	4ae430

  (1) 0x41052c STUR	X0, [X29, #384]

  (1) 0x410530 SUB	X8, X29, #40

  (1) 0x410534 ORR	X0, XZR, X22

  (1) 0x410538 ORR	X2, XZR, X23

  (1) 0x41053c SUB	X3, X29, #96

  (1) 0x410540 SUB	X4, X29, #104

  (1) 0x410544 STR	X8, [SP, #8]

  (1) 0x410548 SUB	X8, X29, #128

  (1) 0x41054c SUB	X5, X29, #112

  (1) 0x410550 SUB	X6, X29, #64

  (1) 0x410554 STR	X8, [SP]

  (1) 0x410558 SUB	X7, X29, #120

  (1) 0x41055c MOVZ	W1, #7

  (1) 0x410560 BL	40fa00

  (1) 0x410564 LDP	X2, X1, [X29, #920]

  (1) 0x410568 LDP	X4, X3, [X29, #904]

  (1) 0x41056c LDUR	X5, [X29, #384]

  (1) 0x410570 ORR	X0, XZR, X19

  (1) 0x410574 BL	496500

  (1) 0x410578 ORR	X0, XZR, X19

  (1) 0x41057c BL	4965f0

  (1) 0x410580 FMOV	D0, D10

  (1) 0x410584 ORR	X0, XZR, X26

  (1) 0x410588 ORR	X1, XZR, X25

  (1) 0x41058c BL	4834f0

  (1) 0x410590 LDR	X0, [SP, #168]

  (1) 0x410594 ORR	X1, XZR, X20

  (1) 0x410598 BL	4abad0

  (1) 0x41059c LDR	X0, [SP, #168]

  (1) 0x4105a0 MOVI	D0, #0

  (1) 0x4105a4 BL	4aba50

  (1) 0x4105a8 LDR	X0, [SP, #168]

  (1) 0x4105ac ORR	X1, XZR, X24

  (1) 0x4105b0 ORR	X2, XZR, X25

  (1) 0x4105b4 ORR	X3, XZR, X26

  (1) 0x4105b8 BL	4aba20

  (1) 0x4105bc LDR	X0, [SP, #168]

  (1) 0x4105c0 SUB	X1, X29, #152

  (1) 0x4105c4 BL	4abbb0

  (1) 0x4105c8 LDR	X0, [SP, #168]

  (1) 0x4105cc SUB	X1, X29, #160

  (1) 0x4105d0 BL	4abbd0

  (1) 0x4105d4 LDR	X8, [SP, #144]

  (1) 0x4105d8 CBNZ	X8, 4104a0

  (1) 0x4105dc LDR	X8, [SP, #72]

  (1) 0x4105e0 CBZ	X8, 4104a0

  (1) 0x4105e4 ORR	X0, XZR, X28

  (1) 0x4105e8 BL	4ae640

  (1) 0x4105ec LDUR	X1, [X29, #360]

  (1) 0x4105f0 ADRP	X0,

  (1) 0x4105f4 ADD	X0, X0, #1475

  (1) 0x4105f8 BL	4ae640

  (1) 0x4105fc LDUR	D0, [X29, #352]

  (1) 0x410600 ADRP	X0,

  (1) 0x410604 ADD	X0, X0, #1498

  (1) 0x410608 BL	4ae640

  (1) 0x41060c ORR	X0, XZR, X28

  (1) 0x410610 BL	4ae640

  (1) 0x410614 B	4104a0

0x410618 ADRP	X0,

0x41061c ADD	X0, X0, #1396

0x410620 BL	4ae640

0x410624 MOVN	W0, #0

0x410628 B	4108f4

0x41062c ADRP	X20,

0x410630 LDR	X20, [X20, #3832]

0x410634 ORR	X0, XZR, X20

0x410638 BL	4af9d0

0x41063c LDR	X21, [SP, #16]

0x410640 ORR	X0, XZR, X21

0x410644 BL	4b0ba0

0x410648 ORR	X2, XZR, X20

0x41064c ADRP	X0,

0x410650 ADD	X0, X0, #1539

0x410654 ADD	X1, SP, #104

0x410658 BL	4b0da0

0x41065c ORR	X0, XZR, X21

0x410660 BL	4b0970

0x410664 BL	4b0c80

0x410668 LDR	X8, [SP, #144]

0x41066c LDR	X28, [SP, #24]

0x410670 CBNZ	X8, 4108c0

0x410674 ADRP	X20,

0x410678 ADD	X20, X20, #106

0x41067c ORR	X0, XZR, X20

0x410680 BL	4ae640

0x410684 ADRP	X0,

0x410688 ADD	X0, X0, #1582

0x41068c MOVZ	W1, #6

0x410690 BL	4ae640

0x410694 ORR	X1, XZR, X27

0x410698 ADRP	X0,

0x41069c ADD	X0, X0, #1606

0x4106a0 BL	4ae640

0x4106a4 LDUR	D0, [X29, #352]

0x4106a8 ADRP	X0,

0x4106ac ADD	X0, X0, #1241

0x4106b0 BL	4ae640

0x4106b4 ORR	X0, XZR, X20

0x4106b8 BL	4ae640

0x4106bc FMOV	D0, #6.0000000

0x4106c0 ADRP	X0,

0x4106c4 ADD	X0, X0, #2337

0x4106c8 FDIV	D8, D12, D0

0x4106cc STR	D8, [SP, #88]

0x4106d0 BL	40f490

0x4106d4 ADD	X8, X27, #6

0x4106d8 LDR	D1, [SP, #104]

0x4106dc ADRP	X0,

0x4106e0 ADD	X0, X0, #1635

0x4106e4 SCVTF	D0, X8

0x4106e8 FMUL	D0, D8, D0

0x4106ec FDIV	D0, D0, D1

0x4106f0 BL	40fa20

0x4106f4 ORR	X0, XZR, X20

0x4106f8 BL	4ae640

0x4106fc B	4108c0

0x410700 LDR	X8, [SP, #144]

0x410704 CBNZ	X8, 41071c

0x410708 LDR	X8, [SP, #72]

0x41070c CBZ	X8, 41071c

0x410710 ADRP	X0,

0x410714 ADD	X0, X0, #1087

0x410718 BL	4ae640

0x41071c LDR	X0, [SP, #168]

0x410720 ORR	X1, XZR, X24

0x410724 ORR	X2, XZR, X25

0x410728 ORR	X3, XZR, X26

0x41072c BL	4abbf0

0x410730 ADRP	X21,

0x410734 LDR	X21, [X21, #3832]

0x410738 ORR	X0, XZR, X21

0x41073c BL	4af9d0

0x410740 ORR	X0, XZR, X20

0x410744 BL	4b0ba0

0x410748 ORR	X2, XZR, X21

0x41074c ADRP	X0,

0x410750 ADD	X0, X0, #1131

0x410754 ADD	X1, SP, #104

0x410758 BL	4b0da0

0x41075c ORR	X0, XZR, X20

0x410760 BL	4b0970

0x410764 BL	4b0c80

0x410768 ORR	X0, XZR, XZR

0x41076c BL	40f7d0

0x410770 LDR	X0, [SP, #160]

0x410774 ADD	X1, SP, #88

0x410778 BL	414df0

0x41077c LDR	D0, [SP, #88]

0x410780 LDR	D1, [SP, #104]

0x410784 LDR	X8, [SP, #144]

0x410788 FDIV	D8, D0, D1

0x41078c CBNZ	X8, 4107a0

0x410790 FMOV	D0, D8

0x410794 ADRP	X0,

0x410798 ADD	X0, X0, #1157

0x41079c BL	40fa20

0x4107a0 ADRP	X0,

0x4107a4 ADD	X0, X0, #1201

0x4107a8 BL	4b0700

0x4107ac ADRP	X21,

0x4107b0 ORR	X20, XZR, X0

0x4107b4 LDR	X21, [X21, #3832]

0x4107b8 ORR	X0, XZR, X21

0x4107bc BL	4af9d0

0x4107c0 ORR	X0, XZR, X20

0x4107c4 BL	4b0ad0

0x4107c8 LDR	X0, [SP, #168]

0x4107cc ORR	X1, XZR, X24

0x4107d0 ORR	X2, XZR, X25

0x4107d4 ORR	X3, XZR, X26

0x4107d8 BL	4abc00

0x4107dc ORR	X0, XZR, X21

0x4107e0 BL	4af9d0

0x4107e4 ORR	X0, XZR, X20

0x4107e8 BL	4b0ba0

0x4107ec ORR	X2, XZR, X21

0x4107f0 ADRP	X0,

0x4107f4 ADD	X0, X0, #1211

0x4107f8 ADD	X1, SP, #104

0x4107fc BL	4b0da0

0x410800 ORR	X0, XZR, X20

0x410804 BL	4b0970

0x410808 BL	4b0c80

0x41080c ORR	X0, XZR, XZR

0x410810 BL	40f7d0

0x410814 LDR	X0, [SP, #168]

0x410818 SUB	X1, X29, #152

0x41081c BL	4abdd0

0x410820 LDR	X0, [SP, #168]

0x410824 SUB	X1, X29, #160

0x410828 BL	4abdf0

0x41082c LDR	X0, [SP, #160]

0x410830 BL	414730

0x410834 LDR	X0, [SP, #168]

0x410838 BL	415330

0x41083c LDR	X8, [SP, #144]

0x410840 CBNZ	X8, 4108c0

0x410844 LDUR	D1, [X29, #360]

0x410848 LDR	D0, [SP, #88]

0x41084c ADRP	X20,

0x410850 ADD	X20, X20, #106

0x410854 ORR	X0, XZR, X20

0x410858 SCVTF	D1, D1

0x41085c FMUL	D0, D0, D1

0x410860 LDR	D1, [SP, #104]

0x410864 FDIV	D9, D0, D1

0x410868 BL	4ae640

0x41086c LDUR	X1, [X29, #360]

0x410870 ADRP	X0,

0x410874 ADD	X0, X0, #1481

0x410878 BL	4ae640

0x41087c LDUR	D0, [X29, #352]

0x410880 ADRP	X0,

0x410884 ADD	X0, X0, #1241

0x410888 BL	4ae640

0x41088c ORR	X0, XZR, X20

0x410890 BL	4ae640

0x410894 FMOV	D0, D9

0x410898 ADRP	X0,

0x41089c ADD	X0, X0, #1276

0x4108a0 BL	40fa20

0x4108a4 FMOV	D0, #3.0000000

0x4108a8 FMOV	D1, #0.2500000

0x4108ac ADRP	X0,

0x4108b0 ADD	X0, X0, #1333

0x4108b4 FMADD	D0, D9, D0, D8

0x4108b8 FMUL	D0, D0, D1

0x4108bc BL	40fa20

0x4108c0 CBZ	X28, 4108d4

0x4108c4 LDR	X0, [SP, #176]

0x4108c8 ADRP	X1,

0x4108cc ADD	X1, X1, #1666

0x4108d0 BL	497b60

0x4108d4 ORR	X0, XZR, X19

0x4108d8 BL	496280

0x4108dc LDR	X0, [SP, #184]

0x4108e0 BL	4972a0

0x4108e4 LDR	X0, [SP, #176]

0x4108e8 BL	4972a0

0x4108ec BL	4af970

0x4108f0 ORR	W0, WZR, WZR

0x4108f4 LDP	D9, D8, [SP, #352]

0x4108f8 LDP	D11, D10, [SP, #336]

0x4108fc LDR	D12, [SP, #320]

0x410900 LDP	X20, X19, [SP, #448]

0x410904 LDP	X22, X21, [SP, #432]

0x410908 LDP	X24, X23, [SP, #416]

0x41090c LDP	X26, X25, [SP, #400]

0x410910 LDP	X28, X27, [SP, #384]

0x410914 LDP	X29, X30, [SP, #368]

0x410918 ADD	SP, SP, #464

0x41091c RET

0x410920 ADRP	X19,

0x410924 ADD	X19, X19, #106

0x410928 ORR	X0, XZR, X19

0x41092c BL	4ae640

0x410930 LDUR	X8, [X29, #368]

0x410934 ADRP	X0,

0x410938 ADD	X0, X0, #264

0x41093c LDR	X1, [X8]

0x410940 BL	4ae640

0x410944 ORR	X0, XZR, X19

0x410948 BL	4ae640

0x41094c ADRP	X0,

0x410950 ADD	X0, X0, #287

0x410954 BL	4ae640

0x410958 ADRP	X0,

0x41095c ADD	X0, X0, #316

0x410960 BL	4ae640

0x410964 ADRP	X0,

0x410968 ADD	X0, X0, #375

0x41096c BL	4ae640

0x410970 ORR	X0, XZR, X19

0x410974 BL	4ae640

0x410978 ADRP	X0,

0x41097c ADD	X0, X0, #434

0x410980 BL	4ae640

0x410984 ORR	X0, XZR, X19

0x410988 BL	4ae640

0x41098c ADRP	X0,

0x410990 ADD	X0, X0, #508

0x410994 BL	4ae640

0x410998 ORR	X0, XZR, X19

0x41099c BL	4ae640

0x4109a0 ADRP	X0,

0x4109a4 ADD	X0, X0, #571

0x4109a8 BL	4ae640

0x4109ac ADRP	X0,

0x4109b0 ADD	X0, X0, #607

0x4109b4 BL	4ae640

0x4109b8 ADRP	X0,

0x4109bc ADD	X0, X0, #670

0x4109c0 BL	4ae640

0x4109c4 ADRP	X0,

0x4109c8 ADD	X0, X0, #736

0x4109cc BL	4ae640

0x4109d0 ORR	X0, XZR, X19

0x4109d4 BL	4ae640

0x4109d8 MOVZ	W0, #1

0x4109dc BL	40f9a0

Coverage (%)	Name	Source Location	Module

Path /

Average path: Display a virtual path defined by average values of all real paths

Source file and lines	amg.c:58-2327
Module	exec

The function is defined in:

/usr/include/stdlib.h:364
/home/hbollore/qaas-runs/171-233-5044/intel/AMG/build/AMG/AMG/test/amg.c:58,91,121,144-146,171-173,188-194,200,207,214-219,235-253,260-263,270-281,287-332,338-342,351-445,458-569,578-580,587-599,2301-2310,2321,2327

Warnings:
Ignoring paths for analysis

gain
potential
hint
expert

Code clean check

Detected a slowdown caused by scalar integer instructions (typically used for address computation). By removing them, you can lower the cost of an iteration from 103.00 to 30.50 cycles (3.38x speedup).

Workaround

Try to reorganize arrays of structures to structures of arrays
Consider to permute loops (see vectorization gain report)

Vectorization

Your function is not vectorized. Only 25% of vector register length is used (average across all VPU instructions). By fully vectorizing your function, you can lower the cost of an iteration from 103.00 to 94.75 cycles (1.09x speedup).

Details

5% of VPU instructions are used in vector version (process two or more data elements in vector registers):

13% of VPU loads are used in vector version.
50% of VPU stores are used in vector version.
0% of VPU addition or subtraction instructions are used in vector version.
0% of VPU instructions that are not load, store, addition, subtraction nor multiply instructions are used in vector version.

Since your execution units are vector units, only a fully vectorized function can use their full power.

Workaround

Try another compiler or update/tune your current one
Make array accesses unit-stride:
- If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA): for(i) a[i].x = b[i].x; (slow, non stride 1) => for(i) a.x[i] = b.x[i]; (fast, stride 1)

Expensive FP math instructions/calls

Detected performance impact from expensive FP math instructions/calls. By removing/reexpressing them, you can lower the cost of an iteration from 103.00 to 66.00 cycles (1.56x speedup).

FMA

Detected 1 FMA (fused multiply-add) operations.

Conversion instructions

Detected expensive conversion instructions.

Details

SCVTF: 2 occurrences

Workaround

Avoid mixing data with different types. In particular, check if the type of constants is the same as array elements.

Matching between your function (in the source code) and the binary function

The binary function is composed of 9 FP arithmetical operations:

1: addition or subtraction (all inside FMA instructions)
4: multiply (1 inside FMA instructions)
4: divide

The binary function is loading 924 bytes. The binary function is storing 280 bytes.

Arithmetic intensity

Arithmetic intensity is 0.01 FP operations per loaded or stored byte.

General properties

nb instructions	594
loop length	2376
nb stack references	0

Front-end

FIT IN UOP CACHE

front end

73.50 cycles

Back-end

	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14
uops	81.00	81.00	103.00	103.00	103.00	103.00	5.50	5.50	5.50	5.50	42.67	42.67	42.67	10.00	10.00
cycles	81.00	81.00	103.00	103.00	103.00	103.00	5.50	5.50	5.50	5.50	42.67	42.67	42.67	10.00	10.00

Execution ports to units layout:

P0:
P1:
P2: ALU
P3: ALU
P4: ALU
P5: ALU
P6 (128 bits): VPU, FP store data, ALU, DIV/SQRT
P7 (128 bits): VPU, ALU, FP store data
P8 (128 bits): VPU, ALU, DIV/SQRT
P9 (128 bits): ALU, VPU
P10 (256 bits): store address, load
P11 (256 bits): store address, load
P12 (256 bits): load
P13 (64 bits): store data
P14 (64 bits): store data

Cycles executing div or sqrt instructions

12.01-33.99

Cycles summary

Front-end	73.50
Overall L1	103.00

Vectorization ratios

INT

all	5%
load	13%
store	50%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	0%
fma	NA (no fma vectorizable/vectorized instructions)
other	0%

all	0%
load	NA (no load vectorizable/vectorized instructions)
store	NA (no store vectorizable/vectorized instructions)
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	0%

INT+FP

all	5%
load	13%
store	50%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	0%
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	0%

Cycles and memory resources usage

Assuming all data fit into the L1 cache, each call to the function takes 103.00 cycles. At this rate:

9% of peak load performance is reached (8.97 out of 96.00 bytes loaded per cycle (GB/s @ 1GHz))
5% of peak store performance is reached (2.72 out of 48.00 bytes stored per cycle (GB/s @ 1GHz))

ASM code

In the binary file, the address of the function is: 40fba0

Instruction	Nb FU	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	Latency	Recip. throughput
SUB SP, SP, #464	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
STR D12, [SP, #320]	1	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50
STP D11, D10, [SP, #336]	1	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50
STP D9, D8, [SP, #352]	1	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50
STP X29, X30, [SP, #368]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
STP X28, X27, [SP, #384]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
STP X26, X25, [SP, #400]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
STP X24, X23, [SP, #416]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
STP X22, X21, [SP, #432]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
STP X20, X19, [SP, #448]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
ADD X29, SP, #368	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
STUR W0, [X29, #380]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
STUR X1, [X29, #368]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
SUB X0, X29, #132	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
SUB X1, X29, #144	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
STR XZR, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
STR XZR, [SP, #88]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
BL 4af950 <hypre_MPI_Init>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4efbe8>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, SP, #144	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X0, [X0, #3832]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 4afa60 <hypre_MPI_Comm_rank>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDUR W28, [X29, #380]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
CMP W28, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33
B.GT 40fc30 <main+0x90>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR W9, WZR, WZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
CMP W28, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33
B.GE 40fc74 <main+0xd4>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
MOVZ W8, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
STP XZR, XZR, [SP, #48]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
STP XZR, XZR, [SP, #64]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
ORR X28, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
MOVZ W27, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
MOVZ W19, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
STR X8, [SP, #40]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
B 40fda8 <main+0x208>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDUR X21, [X29, #368]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
SBFM X20, X28, #0, #31	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
MOVZ W22, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X19, <4b3c3c>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X19, X19, #208	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
CMP W0, #0	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33
CSINC W9, WZR, WZR, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
CMP W28, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33
B.LT 40fc10 <main+0x70>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X26, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
MOVZ W19, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X20, <4b3c7c>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X20, X20, #214	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
STR W9, [SP, #32]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
STP XZR, XZR, [SP, #64]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
STR XZR, [SP, #24]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
MOVZ W24, #3	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X21, <4b3c94>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X21, X21, #223	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X22, <4b3c9c>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X22, X22, #235	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
STP XZR, XZR, [SP, #48]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
MOVZ W27, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
MOVZ W8, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
STR X8, [SP, #40]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
B 40fcf0 <main+0x150>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
HINT #0
HINT #0
LDR X28, [SP, #24]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDR W9, [SP, #32]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDR X8, [SP, #144]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
CMP X8, #0	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33
CSEL W9, WZR, W9, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
CMP W9, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33
B.EQ 410920 <main+0xd80>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
CBNZ X8, 40fddc <main+0x23c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b3dc0>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #801	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X1, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X0, <4b3dd0>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #840	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b3ddc>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #862	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0700 <hypre_InitializeTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X20, XZR, X0	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0ad0 <hypre_BeginTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDURSW X0, [X29, #380]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDUR X1, [X29, #368]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ADD X2, SP, #96	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
SUB X3, X29, #176	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4109e0 <BuildIJLaplacian27pt>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDUR X19, [X29, #336]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
SUB X1, X29, #168	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X0, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 496960 <HYPRE_IJMatrixGetObject>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDUR X21, [X29, #344]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0ba0 <hypre_EndTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X2, <4efe20>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X0, <4b3e24>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #879	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, SP, #104	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X2, [X2, #3832]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 4b0da0 <hypre_PrintTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0970 <hypre_FinalizeTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
BL 4b0c80 <hypre_ClearTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b3e44>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #895	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0700 <hypre_InitializeTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X20, XZR, X0	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0ad0 <hypre_BeginTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, SP, #136	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X2, SP, #128	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X3, SP, #120	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X4, SP, #112	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X24, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 483140 <HYPRE_ParCSRMatrixGetLocalRange>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDP X23, X26, [SP, #128]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
LDR X8, [SP, #144]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
SUB X25, X23, X26	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X21, X25, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
CBZ X8, 40fe94 <main+0x2f4>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X2, XZR, X23	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X1, XZR, X26	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
B 40feb0 <main+0x310>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b3e94>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #917	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b3ea0>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #951	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDP X2, X1, [SP, #128]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
ADRP X22, <4efeb0>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X3, SP, #184	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X22, [X22, #3832]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X0, XZR, X22	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497120 <HYPRE_IJVectorCreate>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #184]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #5555	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497700 <HYPRE_IJVectorSetObjectType>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #184]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 497360 <HYPRE_IJVectorInitialize>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDP X2, X1, [SP, #112]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
ORR X0, XZR, X22	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X3, SP, #176	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497120 <HYPRE_IJVectorCreate>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #176]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #5555	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497700 <HYPRE_IJVectorSetObjectType>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #176]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 497360 <HYPRE_IJVectorInitialize>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
MOVZ W1, #8	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae430 <hypre_CAlloc>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X22, XZR, X0	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X0, [SP, #176]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X1, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X2, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X3, XZR, X22	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497460 <HYPRE_IJVectorSetValues>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
TBNZ X25, #63, 40ff98 <main+0x3f8>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
CNTW X9, ALL	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1
ADD X11, X25, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
CMP X11, X9	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33
B.CS 40ff3c <main+0x39c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X8, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
B 40ff78 <main+0x3d8>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
UDIV X8, X11, X9	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	5-20	5-20
ORR X10, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADDVL X12, X22, #1	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1
PTRUE P0.D, ALL	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1
FDUP Z0.D, #112	1	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	2	0.50
MADD X8, X8, X9, XZR	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1
SUB X11, X11, X8	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
HINT #0
HINT #0
CBZ X11, 40ff98 <main+0x3f8>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADD X9, X8, X26	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORN X10, XZR, X23	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X8, X22, X8,LSL #3	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X9, X10, X9	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
MOVZ X10, #16368	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X0, [SP, #184]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X1, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X2, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X3, XZR, X22	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497460 <HYPRE_IJVectorSetValues>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X22	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae530 <hypre_Free>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #184]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
SUB X1, X29, #168	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497830 <HYPRE_IJVectorGetObject>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #176]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDUR X25, [X29, #344]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
SUB X1, X29, #168	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497830 <HYPRE_IJVectorGetObject>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDUR X26, [X29, #344]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0ba0 <hypre_EndTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X2, <4effdc>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X0, <4b3fe0>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #973	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, SP, #104	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X2, [X2, #3832]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 4b0da0 <hypre_PrintTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0970 <hypre_FinalizeTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
BL 4b0c80 <hypre_ClearTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
CBZ X28, 410034 <main+0x494>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X1, 4b3008 <.omp_outlined..4+0xd8>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, X1, #989	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 496e60 <HYPRE_IJMatrixPrint>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #184]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ADRP X1, 4b3018 <.omp_outlined..4+0xe8>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, X1, #998	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497b60 <HYPRE_IJVectorPrint>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #176]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ADRP X1, 4b3028 <.omp_outlined..4+0xf8>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, X1, #1007	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497b60 <HYPRE_IJVectorPrint>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
CMP X27, #2	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33
B.EQ 4101b4 <main+0x614>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
CMP X27, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33
B.NE 4108c0 <main+0xd20>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, 4b3044 <.omp_outlined..4+0x114>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1017	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0700 <hypre_InitializeTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X21, <4ef050>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X20, XZR, X0	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X21, [X21, #3832]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X0, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4af9d0 <hypre_MPI_Barrier>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0ad0 <hypre_BeginTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, SP, #168	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 415240 <HYPRE_ParCSRPCGCreate>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #1000	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4abcb0 <HYPRE_PCGSetMaxIter>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X8, 4b3084 <.omp_outlined..4+0x154>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDR D0, [X8, #184]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
BL 4abc10 <HYPRE_PCGSetTol>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4abcf0 <HYPRE_PCGSetTwoNorm>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X1, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4abd10 <HYPRE_PCGSetRelChange>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDR X1, [SP, #56]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 4abdb0 <HYPRE_PCGSetPrintLevel>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVI D0, #0	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25
BL 4abc30 <HYPRE_PCGSetAbsoluteTol>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X8, [SP, #144]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
CBNZ X8, 4100e0 <main+0x540>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X8, [SP, #72]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
CBZ X8, 4100e0 <main+0x540>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b30d4>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1027	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADD X0, SP, #160	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4146c0 <HYPRE_BoomerAMGCreate>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVI D0, #0	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25
BL 4149f0 <HYPRE_BoomerAMGSetTol>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #8	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 414930 <HYPRE_BoomerAMGSetCoarsenType>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #8	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 414870 <HYPRE_BoomerAMGSetPMaxElmts>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDR X1, [SP, #64]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 414d80 <HYPRE_BoomerAMGSetPrintLevel>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 414910 <HYPRE_BoomerAMGSetMaxIter>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #2	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 414a20 <HYPRE_BoomerAMGSetNumSweeps>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #18	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 414cb0 <HYPRE_BoomerAMGSetRelaxType>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X1, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 414db0 <HYPRE_BoomerAMGSetDebugFlag>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 414e90 <HYPRE_BoomerAMGSetAggNumLevels>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDR X1, [SP, #40]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 415040 <HYPRE_BoomerAMGSetRAP2>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDR X1, [SP, #48]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 415050 <HYPRE_BoomerAMGSetKeepTranspose>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #100	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4abcb0 <HYPRE_PCGSetMaxIter>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X1, <4ef178>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X2, <4ef17c>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDP X3, X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
LDR X1, [X1, #4000]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDR X2, [X2, #3912]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 4abd70 <HYPRE_PCGSetPrecond>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ADD X1, SP, #152	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4abd80 <HYPRE_PCGGetPrecond>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDP X8, X9, [SP, #152]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
CMP X8, X9	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33
B.EQ 410700 <main+0xb60>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b31a8>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1044	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
B 410620 <main+0xa80>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
MOVZ X8, #32768	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X0, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X1, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
STR X28, [SP, #24]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
MOVK X8, #16442	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
FMOV D8, X8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25
FMOV D0, D8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25
BL 410ee0 <AddOrRestoreAIJ>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b31d4>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1365	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0700 <hypre_InitializeTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X20, XZR, X0	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X0, <4ef1e4>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X0, [X0, #3832]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 4af9d0 <hypre_MPI_Barrier>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
STR X20, [SP, #16]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
BL 4b0ad0 <hypre_BeginTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X8, <4b31fc>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X20, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X27, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X28, <4b4208>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X28, X28, #106	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR D9, [X8, #184]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
ADRP X8, <4b3214>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X22, <4eb218>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X22, X22, #376	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR D10, [X8, #192]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
ADRP X8, <4b3224>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X23, 414228 <.omp_outlined.+0x3228>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X23, X23, #1120	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR D11, [X8, #200]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
B 41028c <main+0x6ec>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
HINT #0
HINT #0
ADRP X0, <4b3618>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1396	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
MOVN W0, #0	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
B 4108f4 <main+0xd54>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X20, <4ef62c>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X20, [X20, #3832]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4af9d0 <hypre_MPI_Barrier>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X21, [SP, #16]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X0, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0ba0 <hypre_EndTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X2, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X0, <4b364c>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1539	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, SP, #104	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0da0 <hypre_PrintTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0970 <hypre_FinalizeTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
BL 4b0c80 <hypre_ClearTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X8, [SP, #144]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDR X28, [SP, #24]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
CBNZ X8, 4108c0 <main+0xd20>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X20, <4b4674>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X20, X20, #106	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b3684>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1582	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
MOVZ W1, #6	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X1, XZR, X27	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X0, <4b3698>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1606	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDUR D0, [X29, #352]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
ADRP X0, <4b36a8>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1241	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
FMOV D0, #6.0000000	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25
ADRP X0, <4b36c0>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #2337	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
FDIV D8, D12, D0	1	0	0	0	0	0	0	0.50	0	0.50	0	0	0	0	0	0	7-15	1.75-3.50
STR D8, [SP, #88]	1	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50
BL 40f490 <@plt_start@+0xa0>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADD X8, X27, #6	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR D1, [SP, #104]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
ADRP X0, <4b36dc>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1635	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
SCVTF D0, X8	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	3	1
FMUL D0, D8, D0	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25
FDIV D0, D0, D1	1	0	0	0	0	0	0	0.50	0	0.50	0	0	0	0	0	0	7-15	1.75-3.50
BL 40fa20 <@plt_start@+0x630>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
B 4108c0 <main+0xd20>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X8, [SP, #144]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
CBNZ X8, 41071c <main+0xb7c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X8, [SP, #72]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
CBZ X8, 41071c <main+0xb7c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b3710>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1087	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X1, XZR, X24	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X2, XZR, X25	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X3, XZR, X26	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4abbf0 <HYPRE_PCGSetup>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X21, <4ef730>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X21, [X21, #3832]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X0, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4af9d0 <hypre_MPI_Barrier>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0ba0 <hypre_EndTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X2, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X0, <4b374c>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1131	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, SP, #104	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0da0 <hypre_PrintTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0970 <hypre_FinalizeTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
BL 4b0c80 <hypre_ClearTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 40f7d0 <@plt_start@+0x3e0>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ADD X1, SP, #88	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 414df0 <HYPRE_BoomerAMGGetCumNnzAP>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR D0, [SP, #88]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
LDR D1, [SP, #104]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
LDR X8, [SP, #144]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
FDIV D8, D0, D1	1	0	0	0	0	0	0	0.50	0	0.50	0	0	0	0	0	0	7-15	1.75-3.50
CBNZ X8, 4107a0 <main+0xc00>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
FMOV D0, D8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25
ADRP X0, <4b3794>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1157	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 40fa20 <@plt_start@+0x630>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b37a0>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1201	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0700 <hypre_InitializeTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X21, <4ef7ac>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X20, XZR, X0	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X21, [X21, #3832]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X0, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4af9d0 <hypre_MPI_Barrier>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0ad0 <hypre_BeginTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X1, XZR, X24	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X2, XZR, X25	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X3, XZR, X26	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4abc00 <HYPRE_PCGSolve>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4af9d0 <hypre_MPI_Barrier>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0ba0 <hypre_EndTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X2, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X0, <4b37f0>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1211	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, SP, #104	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0da0 <hypre_PrintTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0970 <hypre_FinalizeTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
BL 4b0c80 <hypre_ClearTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 40f7d0 <@plt_start@+0x3e0>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
SUB X1, X29, #152	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4abdd0 <HYPRE_PCGGetNumIterations>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
SUB X1, X29, #160	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4abdf0 <HYPRE_PCGGetFinalRelativeResidualNorm>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 414730 <HYPRE_BoomerAMGDestroy>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 415330 <HYPRE_ParCSRPCGDestroy>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X8, [SP, #144]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
CBNZ X8, 4108c0 <main+0xd20>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDUR D1, [X29, #360]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
LDR D0, [SP, #88]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
ADRP X20, <4b484c>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X20, X20, #106	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
SCVTF D1, D1	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	3	1
FMUL D0, D0, D1	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25
LDR D1, [SP, #104]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
FDIV D9, D0, D1	1	0	0	0	0	0	0	0.50	0	0.50	0	0	0	0	0	0	7-15	1.75-3.50
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDUR X1, [X29, #360]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ADRP X0, <4b3870>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1481	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDUR D0, [X29, #352]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
ADRP X0, <4b3880>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1241	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
FMOV D0, D9	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25
ADRP X0, <4b3898>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1276	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 40fa20 <@plt_start@+0x630>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
FMOV D0, #3.0000000	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25
FMOV D1, #0.2500000	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25
ADRP X0, <4b38ac>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1333	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
FMADD D0, D9, D0, D8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25
FMUL D0, D0, D1	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25
BL 40fa20 <@plt_start@+0x630>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
CBZ X28, 4108d4 <main+0xd34>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #176]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ADRP X1, <4b38c8>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, X1, #1666	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497b60 <HYPRE_IJVectorPrint>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 496280 <HYPRE_IJMatrixDestroy>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #184]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 4972a0 <HYPRE_IJVectorDestroy>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #176]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 4972a0 <HYPRE_IJVectorDestroy>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
BL 4af970 <hypre_MPI_Finalize>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR W0, WZR, WZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDP D9, D8, [SP, #352]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
LDP D11, D10, [SP, #336]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
LDR D12, [SP, #320]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
LDP X20, X19, [SP, #448]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
LDP X22, X21, [SP, #432]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
LDP X24, X23, [SP, #416]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
LDP X26, X25, [SP, #400]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
LDP X28, X27, [SP, #384]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
LDP X29, X30, [SP, #368]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
ADD SP, SP, #464	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
RET	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X19, <4b4920>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X19, X19, #106	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X0, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDUR X8, [X29, #368]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ADRP X0, <4b3934>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #264	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X1, [X8]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b394c>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #287	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b3958>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #316	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b3964>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #375	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b3978>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #434	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b398c>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #508	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b39a0>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #571	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b39ac>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #607	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b39b8>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #670	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b39c4>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #736	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
MOVZ W0, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 40f9a0 <@plt_start@+0x5b0>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50

Source file and lines	amg.c:58-2327
Module	exec

The function is defined in:

/usr/include/stdlib.h:364
/home/hbollore/qaas-runs/171-233-5044/intel/AMG/build/AMG/AMG/test/amg.c:58,91,121,144-146,171-173,188-194,200,207,214-219,235-253,260-263,270-281,287-332,338-342,351-445,458-569,578-580,587-599,2301-2310,2321,2327

Warnings:
Ignoring paths for analysis

gain
potential
hint
expert

Code clean check

Workaround

Try to reorganize arrays of structures to structures of arrays
Consider to permute loops (see vectorization gain report)

Vectorization

Details

5% of VPU instructions are used in vector version (process two or more data elements in vector registers):

13% of VPU loads are used in vector version.
50% of VPU stores are used in vector version.
0% of VPU addition or subtraction instructions are used in vector version.
0% of VPU instructions that are not load, store, addition, subtraction nor multiply instructions are used in vector version.

Since your execution units are vector units, only a fully vectorized function can use their full power.

Workaround

Try another compiler or update/tune your current one
Make array accesses unit-stride:
- If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA): for(i) a[i].x = b[i].x; (slow, non stride 1) => for(i) a.x[i] = b.x[i]; (fast, stride 1)

Expensive FP math instructions/calls

Detected performance impact from expensive FP math instructions/calls. By removing/reexpressing them, you can lower the cost of an iteration from 103.00 to 66.00 cycles (1.56x speedup).

FMA

Detected 1 FMA (fused multiply-add) operations.

Conversion instructions

Detected expensive conversion instructions.

Details

SCVTF: 2 occurrences

Workaround

Avoid mixing data with different types. In particular, check if the type of constants is the same as array elements.

Matching between your function (in the source code) and the binary function

The binary function is composed of 9 FP arithmetical operations:

1: addition or subtraction (all inside FMA instructions)
4: multiply (1 inside FMA instructions)
4: divide

The binary function is loading 924 bytes. The binary function is storing 280 bytes.

Arithmetic intensity

Arithmetic intensity is 0.01 FP operations per loaded or stored byte.

General properties

nb instructions	594
loop length	2376
nb stack references	0

Front-end

FIT IN UOP CACHE

front end

73.50 cycles

Back-end

	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14
uops	81.00	81.00	103.00	103.00	103.00	103.00	5.50	5.50	5.50	5.50	42.67	42.67	42.67	10.00	10.00
cycles	81.00	81.00	103.00	103.00	103.00	103.00	5.50	5.50	5.50	5.50	42.67	42.67	42.67	10.00	10.00

Execution ports to units layout:

P0:
P1:
P2: ALU
P3: ALU
P4: ALU
P5: ALU
P6 (128 bits): VPU, FP store data, ALU, DIV/SQRT
P7 (128 bits): VPU, ALU, FP store data
P8 (128 bits): VPU, ALU, DIV/SQRT
P9 (128 bits): ALU, VPU
P10 (256 bits): store address, load
P11 (256 bits): store address, load
P12 (256 bits): load
P13 (64 bits): store data
P14 (64 bits): store data

Cycles executing div or sqrt instructions

12.01-33.99

Cycles summary

Front-end	73.50
Overall L1	103.00

Vectorization ratios

INT

all	5%
load	13%
store	50%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	0%
fma	NA (no fma vectorizable/vectorized instructions)
other	0%

all	0%
load	NA (no load vectorizable/vectorized instructions)
store	NA (no store vectorizable/vectorized instructions)
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	NA (no add-sub vectorizable/vectorized instructions)
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	0%

INT+FP

all	5%
load	13%
store	50%
mul	NA (no mul vectorizable/vectorized instructions)
add-sub	0%
fma	NA (no fma vectorizable/vectorized instructions)
div/sqrt	NA (no div/sqrt vectorizable/vectorized instructions)
other	0%

Cycles and memory resources usage

Assuming all data fit into the L1 cache, each call to the function takes 103.00 cycles. At this rate:

9% of peak load performance is reached (8.97 out of 96.00 bytes loaded per cycle (GB/s @ 1GHz))
5% of peak store performance is reached (2.72 out of 48.00 bytes stored per cycle (GB/s @ 1GHz))

ASM code

In the binary file, the address of the function is: 40fba0

Instruction	Nb FU	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	Latency	Recip. throughput
SUB SP, SP, #464	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
STR D12, [SP, #320]	1	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50
STP D11, D10, [SP, #336]	1	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50
STP D9, D8, [SP, #352]	1	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50
STP X29, X30, [SP, #368]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
STP X28, X27, [SP, #384]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
STP X26, X25, [SP, #400]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
STP X24, X23, [SP, #416]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
STP X22, X21, [SP, #432]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
STP X20, X19, [SP, #448]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
ADD X29, SP, #368	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
STUR W0, [X29, #380]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
STUR X1, [X29, #368]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
SUB X0, X29, #132	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
SUB X1, X29, #144	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
STR XZR, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
STR XZR, [SP, #88]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
BL 4af950 <hypre_MPI_Init>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4efbe8>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, SP, #144	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X0, [X0, #3832]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 4afa60 <hypre_MPI_Comm_rank>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDUR W28, [X29, #380]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
CMP W28, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33
B.GT 40fc30 <main+0x90>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR W9, WZR, WZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
CMP W28, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33
B.GE 40fc74 <main+0xd4>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
MOVZ W8, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
STP XZR, XZR, [SP, #48]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
STP XZR, XZR, [SP, #64]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
ORR X28, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
MOVZ W27, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
MOVZ W19, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
STR X8, [SP, #40]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
B 40fda8 <main+0x208>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDUR X21, [X29, #368]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
SBFM X20, X28, #0, #31	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
MOVZ W22, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X19, <4b3c3c>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X19, X19, #208	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
CMP W0, #0	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33
CSINC W9, WZR, WZR, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
CMP W28, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33
B.LT 40fc10 <main+0x70>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X26, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
MOVZ W19, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X20, <4b3c7c>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X20, X20, #214	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
STR W9, [SP, #32]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
STP XZR, XZR, [SP, #64]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
STR XZR, [SP, #24]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
MOVZ W24, #3	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X21, <4b3c94>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X21, X21, #223	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X22, <4b3c9c>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X22, X22, #235	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
STP XZR, XZR, [SP, #48]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
MOVZ W27, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
MOVZ W8, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
STR X8, [SP, #40]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
B 40fcf0 <main+0x150>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
HINT #0
HINT #0
LDR X28, [SP, #24]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDR W9, [SP, #32]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDR X8, [SP, #144]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
CMP X8, #0	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33
CSEL W9, WZR, W9, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
CMP W9, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33
B.EQ 410920 <main+0xd80>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
CBNZ X8, 40fddc <main+0x23c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b3dc0>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #801	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X1, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X0, <4b3dd0>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #840	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b3ddc>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #862	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0700 <hypre_InitializeTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X20, XZR, X0	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0ad0 <hypre_BeginTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDURSW X0, [X29, #380]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDUR X1, [X29, #368]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ADD X2, SP, #96	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
SUB X3, X29, #176	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4109e0 <BuildIJLaplacian27pt>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDUR X19, [X29, #336]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
SUB X1, X29, #168	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X0, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 496960 <HYPRE_IJMatrixGetObject>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDUR X21, [X29, #344]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0ba0 <hypre_EndTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X2, <4efe20>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X0, <4b3e24>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #879	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, SP, #104	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X2, [X2, #3832]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 4b0da0 <hypre_PrintTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0970 <hypre_FinalizeTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
BL 4b0c80 <hypre_ClearTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b3e44>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #895	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0700 <hypre_InitializeTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X20, XZR, X0	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0ad0 <hypre_BeginTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, SP, #136	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X2, SP, #128	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X3, SP, #120	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X4, SP, #112	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X24, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 483140 <HYPRE_ParCSRMatrixGetLocalRange>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDP X23, X26, [SP, #128]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
LDR X8, [SP, #144]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
SUB X25, X23, X26	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X21, X25, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
CBZ X8, 40fe94 <main+0x2f4>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X2, XZR, X23	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X1, XZR, X26	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
B 40feb0 <main+0x310>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b3e94>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #917	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b3ea0>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #951	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDP X2, X1, [SP, #128]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
ADRP X22, <4efeb0>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X3, SP, #184	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X22, [X22, #3832]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X0, XZR, X22	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497120 <HYPRE_IJVectorCreate>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #184]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #5555	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497700 <HYPRE_IJVectorSetObjectType>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #184]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 497360 <HYPRE_IJVectorInitialize>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDP X2, X1, [SP, #112]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
ORR X0, XZR, X22	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X3, SP, #176	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497120 <HYPRE_IJVectorCreate>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #176]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #5555	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497700 <HYPRE_IJVectorSetObjectType>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #176]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 497360 <HYPRE_IJVectorInitialize>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
MOVZ W1, #8	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae430 <hypre_CAlloc>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X22, XZR, X0	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X0, [SP, #176]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X1, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X2, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X3, XZR, X22	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497460 <HYPRE_IJVectorSetValues>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
TBNZ X25, #63, 40ff98 <main+0x3f8>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
CNTW X9, ALL	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1
ADD X11, X25, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
CMP X11, X9	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33
B.CS 40ff3c <main+0x39c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X8, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
B 40ff78 <main+0x3d8>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
UDIV X8, X11, X9	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	5-20	5-20
ORR X10, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADDVL X12, X22, #1	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1
PTRUE P0.D, ALL	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1
FDUP Z0.D, #112	1	0	0	0	0	0	0	0.50	0.50	0	0	0	0	0	0	0	2	0.50
MADD X8, X8, X9, XZR	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	1
SUB X11, X11, X8	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
HINT #0
HINT #0
CBZ X11, 40ff98 <main+0x3f8>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADD X9, X8, X26	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORN X10, XZR, X23	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X8, X22, X8,LSL #3	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X9, X10, X9	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
MOVZ X10, #16368	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X0, [SP, #184]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X1, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X2, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X3, XZR, X22	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497460 <HYPRE_IJVectorSetValues>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X22	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae530 <hypre_Free>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #184]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
SUB X1, X29, #168	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497830 <HYPRE_IJVectorGetObject>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #176]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDUR X25, [X29, #344]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
SUB X1, X29, #168	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497830 <HYPRE_IJVectorGetObject>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDUR X26, [X29, #344]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0ba0 <hypre_EndTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X2, <4effdc>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X0, <4b3fe0>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #973	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, SP, #104	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X2, [X2, #3832]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 4b0da0 <hypre_PrintTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0970 <hypre_FinalizeTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
BL 4b0c80 <hypre_ClearTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
CBZ X28, 410034 <main+0x494>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X1, 4b3008 <.omp_outlined..4+0xd8>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, X1, #989	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 496e60 <HYPRE_IJMatrixPrint>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #184]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ADRP X1, 4b3018 <.omp_outlined..4+0xe8>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, X1, #998	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497b60 <HYPRE_IJVectorPrint>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #176]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ADRP X1, 4b3028 <.omp_outlined..4+0xf8>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, X1, #1007	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497b60 <HYPRE_IJVectorPrint>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
CMP X27, #2	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33
B.EQ 4101b4 <main+0x614>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
CMP X27, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33
B.NE 4108c0 <main+0xd20>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, 4b3044 <.omp_outlined..4+0x114>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1017	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0700 <hypre_InitializeTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X21, <4ef050>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X20, XZR, X0	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X21, [X21, #3832]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X0, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4af9d0 <hypre_MPI_Barrier>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0ad0 <hypre_BeginTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, SP, #168	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 415240 <HYPRE_ParCSRPCGCreate>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #1000	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4abcb0 <HYPRE_PCGSetMaxIter>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X8, 4b3084 <.omp_outlined..4+0x154>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDR D0, [X8, #184]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
BL 4abc10 <HYPRE_PCGSetTol>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4abcf0 <HYPRE_PCGSetTwoNorm>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X1, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4abd10 <HYPRE_PCGSetRelChange>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDR X1, [SP, #56]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 4abdb0 <HYPRE_PCGSetPrintLevel>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVI D0, #0	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25
BL 4abc30 <HYPRE_PCGSetAbsoluteTol>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X8, [SP, #144]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
CBNZ X8, 4100e0 <main+0x540>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X8, [SP, #72]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
CBZ X8, 4100e0 <main+0x540>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b30d4>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1027	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADD X0, SP, #160	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4146c0 <HYPRE_BoomerAMGCreate>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVI D0, #0	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25
BL 4149f0 <HYPRE_BoomerAMGSetTol>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #8	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 414930 <HYPRE_BoomerAMGSetCoarsenType>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #8	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 414870 <HYPRE_BoomerAMGSetPMaxElmts>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDR X1, [SP, #64]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 414d80 <HYPRE_BoomerAMGSetPrintLevel>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 414910 <HYPRE_BoomerAMGSetMaxIter>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #2	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 414a20 <HYPRE_BoomerAMGSetNumSweeps>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #18	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 414cb0 <HYPRE_BoomerAMGSetRelaxType>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X1, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 414db0 <HYPRE_BoomerAMGSetDebugFlag>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 414e90 <HYPRE_BoomerAMGSetAggNumLevels>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDR X1, [SP, #40]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 415040 <HYPRE_BoomerAMGSetRAP2>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDR X1, [SP, #48]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 415050 <HYPRE_BoomerAMGSetKeepTranspose>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
MOVZ W1, #100	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4abcb0 <HYPRE_PCGSetMaxIter>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X1, <4ef178>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X2, <4ef17c>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDP X3, X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
LDR X1, [X1, #4000]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDR X2, [X2, #3912]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 4abd70 <HYPRE_PCGSetPrecond>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ADD X1, SP, #152	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4abd80 <HYPRE_PCGGetPrecond>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDP X8, X9, [SP, #152]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
CMP X8, X9	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.33
B.EQ 410700 <main+0xb60>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b31a8>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1044	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
B 410620 <main+0xa80>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
MOVZ X8, #32768	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X0, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X1, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
STR X28, [SP, #24]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
MOVK X8, #16442	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
FMOV D8, X8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25
FMOV D0, D8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25
BL 410ee0 <AddOrRestoreAIJ>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b31d4>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1365	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0700 <hypre_InitializeTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X20, XZR, X0	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X0, <4ef1e4>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X0, [X0, #3832]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 4af9d0 <hypre_MPI_Barrier>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
STR X20, [SP, #16]	1	0	0	0	0	0	0	0	0	0	0	0.50	0.50	0	0.50	0.50	1	0.50
BL 4b0ad0 <hypre_BeginTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X8, <4b31fc>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X20, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X27, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X28, <4b4208>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X28, X28, #106	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR D9, [X8, #184]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
ADRP X8, <4b3214>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X22, <4eb218>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X22, X22, #376	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR D10, [X8, #192]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
ADRP X8, <4b3224>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X23, 414228 <.omp_outlined.+0x3228>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X23, X23, #1120	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR D11, [X8, #200]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
B 41028c <main+0x6ec>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
HINT #0
HINT #0
ADRP X0, <4b3618>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1396	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
MOVN W0, #0	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
B 4108f4 <main+0xd54>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X20, <4ef62c>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X20, [X20, #3832]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4af9d0 <hypre_MPI_Barrier>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X21, [SP, #16]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X0, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0ba0 <hypre_EndTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X2, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X0, <4b364c>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1539	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, SP, #104	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0da0 <hypre_PrintTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0970 <hypre_FinalizeTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
BL 4b0c80 <hypre_ClearTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X8, [SP, #144]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
LDR X28, [SP, #24]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
CBNZ X8, 4108c0 <main+0xd20>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X20, <4b4674>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X20, X20, #106	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b3684>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1582	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
MOVZ W1, #6	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X1, XZR, X27	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X0, <4b3698>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1606	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDUR D0, [X29, #352]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
ADRP X0, <4b36a8>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1241	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
FMOV D0, #6.0000000	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25
ADRP X0, <4b36c0>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #2337	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
FDIV D8, D12, D0	1	0	0	0	0	0	0	0.50	0	0.50	0	0	0	0	0	0	7-15	1.75-3.50
STR D8, [SP, #88]	1	0	0	0	0	0	0	0.50	0.50	0	0	0.50	0.50	0	0	0	2	0.50
BL 40f490 <@plt_start@+0xa0>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADD X8, X27, #6	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR D1, [SP, #104]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
ADRP X0, <4b36dc>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1635	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
SCVTF D0, X8	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	3	1
FMUL D0, D8, D0	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25
FDIV D0, D0, D1	1	0	0	0	0	0	0	0.50	0	0.50	0	0	0	0	0	0	7-15	1.75-3.50
BL 40fa20 <@plt_start@+0x630>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
B 4108c0 <main+0xd20>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X8, [SP, #144]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
CBNZ X8, 41071c <main+0xb7c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X8, [SP, #72]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
CBZ X8, 41071c <main+0xb7c>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b3710>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1087	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X1, XZR, X24	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X2, XZR, X25	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X3, XZR, X26	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4abbf0 <HYPRE_PCGSetup>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X21, <4ef730>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X21, [X21, #3832]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X0, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4af9d0 <hypre_MPI_Barrier>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0ba0 <hypre_EndTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X2, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X0, <4b374c>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1131	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, SP, #104	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0da0 <hypre_PrintTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0970 <hypre_FinalizeTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
BL 4b0c80 <hypre_ClearTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 40f7d0 <@plt_start@+0x3e0>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ADD X1, SP, #88	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 414df0 <HYPRE_BoomerAMGGetCumNnzAP>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR D0, [SP, #88]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
LDR D1, [SP, #104]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
LDR X8, [SP, #144]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
FDIV D8, D0, D1	1	0	0	0	0	0	0	0.50	0	0.50	0	0	0	0	0	0	7-15	1.75-3.50
CBNZ X8, 4107a0 <main+0xc00>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
FMOV D0, D8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25
ADRP X0, <4b3794>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1157	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 40fa20 <@plt_start@+0x630>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b37a0>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1201	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0700 <hypre_InitializeTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X21, <4ef7ac>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X20, XZR, X0	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X21, [X21, #3832]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X0, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4af9d0 <hypre_MPI_Barrier>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0ad0 <hypre_BeginTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ORR X1, XZR, X24	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X2, XZR, X25	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X3, XZR, X26	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4abc00 <HYPRE_PCGSolve>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4af9d0 <hypre_MPI_Barrier>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0ba0 <hypre_EndTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X2, XZR, X21	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADRP X0, <4b37f0>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1211	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, SP, #104	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0da0 <hypre_PrintTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4b0970 <hypre_FinalizeTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
BL 4b0c80 <hypre_ClearTiming>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, XZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 40f7d0 <@plt_start@+0x3e0>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
SUB X1, X29, #152	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4abdd0 <HYPRE_PCGGetNumIterations>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
SUB X1, X29, #160	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4abdf0 <HYPRE_PCGGetFinalRelativeResidualNorm>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #160]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 414730 <HYPRE_BoomerAMGDestroy>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #168]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 415330 <HYPRE_ParCSRPCGDestroy>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X8, [SP, #144]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
CBNZ X8, 4108c0 <main+0xd20>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDUR D1, [X29, #360]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
LDR D0, [SP, #88]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
ADRP X20, <4b484c>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X20, X20, #106	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
SCVTF D1, D1	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	3	1
FMUL D0, D0, D1	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25
LDR D1, [SP, #104]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
FDIV D9, D0, D1	1	0	0	0	0	0	0	0.50	0	0.50	0	0	0	0	0	0	7-15	1.75-3.50
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDUR X1, [X29, #360]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ADRP X0, <4b3870>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1481	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDUR D0, [X29, #352]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
ADRP X0, <4b3880>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1241	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X20	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
FMOV D0, D9	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25
ADRP X0, <4b3898>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1276	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 40fa20 <@plt_start@+0x630>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
FMOV D0, #3.0000000	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25
FMOV D1, #0.2500000	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	2	0.25
ADRP X0, <4b38ac>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #1333	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
FMADD D0, D9, D0, D8	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	4	0.25
FMUL D0, D0, D1	1	0	0	0	0	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	3	0.25
BL 40fa20 <@plt_start@+0x630>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
CBZ X28, 4108d4 <main+0xd34>	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #176]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ADRP X1, <4b38c8>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X1, X1, #1666	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 497b60 <HYPRE_IJVectorPrint>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 496280 <HYPRE_IJMatrixDestroy>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #184]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 4972a0 <HYPRE_IJVectorDestroy>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDR X0, [SP, #176]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 4972a0 <HYPRE_IJVectorDestroy>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
BL 4af970 <hypre_MPI_Finalize>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR W0, WZR, WZR	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDP D9, D8, [SP, #352]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
LDP D11, D10, [SP, #336]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
LDR D12, [SP, #320]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	6	0.33
LDP X20, X19, [SP, #448]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
LDP X22, X21, [SP, #432]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
LDP X24, X23, [SP, #416]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
LDP X26, X25, [SP, #400]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
LDP X28, X27, [SP, #384]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
LDP X29, X30, [SP, #368]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	1
ADD SP, SP, #464	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
RET	1	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X19, <4b4920>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X19, X19, #106	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ORR X0, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
LDUR X8, [X29, #368]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
ADRP X0, <4b3934>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #264	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
LDR X1, [X8]	1	0	0	0	0	0	0	0	0	0	0	0.33	0.33	0.33	0	0	4	0.33
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b394c>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #287	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b3958>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #316	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b3964>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #375	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b3978>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #434	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b398c>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #508	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b39a0>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #571	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b39ac>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #607	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b39b8>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #670	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ADRP X0, <4b39c4>	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
ADD X0, X0, #736	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
ORR X0, XZR, X19	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 4ae640 <hypre_printf>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50
MOVZ W0, #1	1	0	0	0.25	0.25	0.25	0.25	0	0	0	0	0	0	0	0	0	1	0.25
BL 40f9a0 <@plt_start@+0x5b0>	1	0.50	0.50	0.50	0.50	0	0	0	0	0	0	0	0	0	0	0	1	0.50

Name	Coverage (%)	Time (s)
▼main–	0.01	0
○Loop 2 - amg.c:317-318 - exec	0.01	0.19
▼Loop 0 - amg.c:462-2327 - exec–	0	0
○Loop 1 - amg.c:521-2327 - exec	0	0
○Loop 3 - amg.c:317-318 - exec	0	0
▼Loop 4 - amg.c:188-219 - exec–	0	0
○Loop 5 - amg.c:188-219 - exec	0	0
○Loop 6 - amg.c:171-173 - exec	0	0

Report Configuration

Code clean check

Workaround

Vectorization

Details

Workaround

Expensive FP math instructions/calls

FMA

Conversion instructions

Details

Workaround

Matching between your function (in the source code) and the binary function

Arithmetic intensity

General properties

Front-end

Back-end

Cycles summary

Vectorization ratios

Cycles and memory resources usage

ASM code

Code clean check

Workaround

Vectorization

Details

Workaround

Expensive FP math instructions/calls

FMA

Conversion instructions

Details

Workaround

Matching between your function (in the source code) and the binary function

Arithmetic intensity

General properties

Front-end

Back-end

Cycles summary

Vectorization ratios

Cycles and memory resources usage

ASM code